Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Silicon Realization
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Silicon Realization
20nm
28nm
3D
3D IC
3DIC
3D-IC
abstraction
ABV
Analog
ARM
ARM Techcon
assertion synthesis
assertion-based verification
assertions
broadcom
Bruggeman
ccopt
CDNLive
CDNLive!
clock concurrent optimization
Co-Design
collaboration
Conformal
convergence
coverage
coverage driven verification
coverage driven verification (CDV)
Coverage-Driven Verification
CPF
creators
C-to-Silicon
CTS
DAC
DDR3
debug
Deokar
digital
Digital Implementation
divergence
Double Patterning
DRC+
ECO
EDA360
EDI
EDI 11.1
EDI system
EDI system Encounter Digital Implementation System
EE Times
Encounter
Encounter digital Implementation system
Encounter Test
end-to-end
formal
Formal Analysis
formal verification
Functional Verification
gigahertz
GlobalFoundries
IES
IEV
IFV
Incisive
Industry Insights
intent
IP
lithography
low power
low-power
MDV
methodology
metric driven verification (MDV)
metric-driven
Metric-driven verification
mixed signal
mixed-signal
multi-core
NanoRoute
NextOp
OpenPDK
OVM
PSL
rtl compiler
Si2
simulation
SoC
SoC Realization
SoCs
SVA
Synthesis
system realization
SystemVerilog
test
TLM
TSVs
UVM
verification
verification strategy
vPlan
whitepaper
Zocalo
Improve Your Productivity With Rapid Adoption Kits (RAKs) for Encounter Digital Implementation (EDI) System and Sign-off Flow
As you know, Cadence Online Support is your 24/7 site for getting help and resolving issues related to Cadence software. If you are signed up for e-mail notifications, you've noticed new solutions, application notes, videos and other content are added daily. In this blog I want to highlight a new...
Posted to
Digital Implementation
(Weblog)
by
wally1
on Mon, Jul 9 2012
ARM TechCon Address: High Stakes at Low Process Nodes
The complexity of advanced-node IC designs is skyrocketing, and the demands on EDA tool development seem overwhelming - but innovation and deep collaboration will break through the challenges, according to Chi-Ping Hsu, senior vice president for R&D at the Silicon Realization group at Cadence. In...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Oct 25 2011
Cadence-ARM Collaboration Brings Optimized Tools to SoC Designers
Cadence and ARM have been working closely together for several years, and that relationship reached a new milestone Oct. 18 with the joint announcement of the first 20nm tapeout using the Cortex-A15 MPCore processor. The announcement also brought news of a multi-year technology collaboration that will...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Oct 18 2011
Whitepaper Summary: How to Succeed at 20nm
The upcoming 20nm process node promises tremendous advantages in power, performance and area - but it's also very challenging in terms of design complexity, lithography, and manufacturability. A newly published whitepaper from Cadence, summarized here, sets forth an approach that can mitigate the...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Aug 25 2011
Why Cadence Bought Azuro – A Closer Look
Cadence announced July 12 its acquisition of Azuro , a provider of "clock concurrent optimization technology" (ccopt). But why, given that Cadence already has clock tree synthesis inside the Encounter Digital Implementation Platform? The answer is that Azuro technology goes far beyond clock...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Jul 24 2011
Before DAC, There Was Club Formal – An Event Series Completely Focused on Formal and ABV
To complement our support of DAC, CDNLive, and other large scale events, where the program touches on holistic approaches to whole levels of design and verification realization , Team Verify is also proud to host the "Club Formal" event series. Patterned after the popular "ClubT"...
Posted to
Functional Verification
(Weblog)
by
TeamVerify
on Tue, Jun 28 2011
Two New Resources for 3D-IC Design
Just in time for the Design Automation Conference (DAC), two new publications are providing fresh perspectives about 3D-IC design. First, the Global Semiconductor Alliance ( GSA ) has released a "3D-IC Design Tools and Services Tour Guide" for next week's DAC. Secondly, a new Cadence technical...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jun 2 2011
Free Webinar This Thursday: Rapid Design Bring-Up Using Formal and Simulation Together
Allow us to shamelessly promote a free webinar (including a live demo) this Thursday May 12 at 10am-11am Pacific time, entitled "Verification 1-2-3 with Assertion-Driven Simulation" . In a nutshell, in this webinar Solutions Architect Chris Komar and Product Management Director Joe Hupcey III...
Posted to
Functional Verification
(Weblog)
by
TeamVerify
on Mon, May 9 2011
How EDA360 “Realizations” Leverage Industry Standards
The EDA360 vision , articulated by Cadence one year ago, is not about one company - it's a vision for an entire industry. As such, EDA360 depends on a collaborative ecosystem with many players, including other EDA vendors, silicon IP providers, foundries, design services companies, and many others...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, May 9 2011
Ten Key Ideas Behind EDA360 – A Revisit
The EDA360 vision paper was published by Cadence one year ago this week. Since that time, EDA360 has been widely discussed throughout the industry - by partners and competitors alike - whether or not they actually use the term "EDA360" or just talk about the ideas behind it. Over the past year...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Apr 28 2011
Page 1 of 5 (41 items) 1
2
3
4
5
Next >