Home > Community > Tags > SerDes/PCB Signal and power integrity
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

SerDes,PCB Signal and power integrity

  • Allegro PCB SI Offers Out-of-the-Box IBIS 5.0 Support

    IBIS is sometimes known as the bird of knowledge, but is also the popular standard in modeling I/O buffers. Well, IBIS recently grew some big new wings when the 5.0 version of the spec was ratified. Those big wings include support for algorithmic modeling of SerDes transceivers. Instead of just modeling...
    Posted to PCB Design (Weblog) by Maxwell86 on Thu, Feb 11 2010
  • Allegro PCB SI at DesignCon

    Drop by the Cadence booth at DesignCon to see the latest demonstrations of Allegro PCB SI for both serial link channel analysis as well as high-speed memory interface design verification. In addition to other demos in the booth, be sure to mark your calendars for the Business Forum Panel, Do It Right...
    Posted to PCB Design (Weblog) by Maxwell86 on Fri, Jan 23 2009
  • CDNLive! MVP discusses modeling 6 Gbps Serial Links with IBIS-AMI modeling

    Congratulations to Donald Telian and his colleagues at Hitachi and IBM on winning the Most Valuable Paper award at CDNLive! in San Jose. Donald takes you through a case study where a 6 gigabit/second Serial Attached SCSI–2 (SAS-2) interface was architected, simulated, and compliance tested using...
    Posted to PCB Design (Weblog) by Maxwell86 on Fri, Oct 3 2008
  • Second Generation PCI Express spreading roots

    According to Jag Bolaria of the Linley Group, the 5 Gbps version of PCI Express has moved beyond PC applications into embedded systems and networking. In his article in DesignLine, we learn that PCIe Gen2 channels are limited to about a length of 10 inches (without connectors or vias) Take a look: PCI...
    Posted to PCB Design (Weblog) by Maxwell86 on Tue, Jul 22 2008
  • Xrosstalk talks AMI

    There's a great issue of Xrosstalk magazine out there that talks about algorthmic modeling for high speed SerDes channels. Cadence as well as other EDA companies give their take on the subject. Here's a link to the articles: http://www.xrosstalkmag.com/images/magazine/xrosstalk_magazine_june08_final...
    Posted to PCB Design (Weblog) by Maxwell86 on Fri, Jul 11 2008
Page 1 of 1 (5 items)