Home > Community > Tags > SRAM/delay
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

SRAM,delay

  • FPGA PCB design considerations

    Hi, I am currently working on a data acquisition system that includes an ADC, a SRAM memory chip and an FPGA. The main idea here is to sample the waveforms with the ADC, feed the data to the memory chip, then use the FPGA and some USB device to send the data from the memory chip to the FPGA and then...
    Posted to PCB Design (Forum) by Lambros on Mon, Apr 18 2011
Page 1 of 1 (1 items)