Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> SPICE
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
SPICE
.lib
ABV
ADE
ADE ADEXL
ADE XL
ADEGXL
AMS
AMS Designer
Analog
analog assertions
analog behavoral
analog IP
analog verification
analog/mixed-signal
APS
assertions
Babbage
Bhattacharya
Cadence
cdl
chip/package co-design
computer history museum
Connect Module
coverage
CPF
DAC
Design Automation Conference
digital verification
Don O'Riordan
DVcon
electromigration
electro-migration
Encounter
Encounter Power System
EPS
Equation
Fairchild
Fast SPICE
Fred
FTM
full timing model
Functional Verification
Hailey
hierarchical design
history of Spice
Hodges
icfb
Industry Insights
IR drop
Joe Hupcey III
Kriplani
Kundert
liberty model
LinkedIn
low power
mixed signal
mixed signal simulation
Mixed-Signal
mixed-signal assertions
model
OpenAccess
parasitic flow
parasitics
PCells
PDK
Power
power grid
power grid view
power integrity
power rail analysis
power rails
power/ground parasitics
Property Specification language
PSL
real number modeling
real value
Rohrer
Si2
signal integrity
signoff
Simulation
SoC
sparse matrix
Spectre
STA
static analysis
static timing analysis
SVA
SystemVerilog
timing model
Ultrasim
verification
Verilog
Verilog-AMS
Virtuoso
Virtuoso-AMS
Virtuoso-APS
VPS
webinar
wreal
Video: PSL and SVA for SPICE – Yes, Assertion Based Verification (ABV) for Analog Behavior!
In this video, Senior Architect in Virtuoso R&D Don O'Riordan shares some background information on his DVCon 2012 paper, "PSL/SVA Assertions In SPICE." Wait, aren't Property Specification Language (PSL) and SystemVerilog Assertions (SVA) digital assertion-based verification (ABV...
Posted to
Functional Verification
(Weblog)
by
TeamVerify
on Mon, Mar 26 2012
Digital and Analog Verification – Round Peg in a Square Hole?
Recently I wrote about a panel discussion that looked at ways of bridging the gap between analog and digital design. This blog post resulted in a lengthy discussion in a LinkedIn group that brought up the topic of verification. One commentator noted that analog and digital designers have very different...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Feb 9 2012
Webinar Report: Power-Aware Mixed-Signal Verification
Most of the discussion about low-power design techniques has focused on digital circuits. However, nearly all systems-on-chip (SoCs) are mixed-signal, and the way in which analog and digital circuitry interact has a huge impact on overall power consumption. Thus, low power (or "power aware"...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jan 25 2012
Webinar Report – New Approaches to Mixed-Signal Verification and Assertions
Nearly all systems-on-chip (SoCs) are mixed-signal, and as complexity grows, new verification techniques are needed. No longer is it sufficient to use traditional analog and digital simulation in isolation - instead, information must flow freely between analog and digital domains to allow a true mixed...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Jan 19 2012
Webinar Report: Solving Mixed-Signal Power Grid Challenges
Complex analog/mixed-signal ICs pose many power grid design and analysis challenges. Unanticipated IR drop and electromigration problems are commonplace, and they significantly impact circuit behavior. But as a recently archived webinar shows, there are a number of ways to minimize these problems, even...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jan 11 2012
Fred Discovers 1000x-10000x Speedup Using wreal Models
This is the second installment in an ongoing series of blog posts that includes an email conversation between Fred and Harry, two fictional mixed-signal engineers, about analog behiavoral modeling. You can read the first installment by clicking here . (NOTE: This blog post was written by Walter Hartong...
Posted to
Mixed-Signal Design
(Weblog)
by
Paul Foster
on Tue, Nov 1 2011
Bringing Static Analysis Methods to Mixed Signal Designs
Accurate static analysis and complete coverage of the functional space remain very challenging for mixed-signal designs. The functional verification of mixed -signal designs has never been completely possible. It is very common to use behavioral models of analog/mixed-signal blocks during the full chip...
Posted to
Mixed-Signal Design
(Weblog)
by
RajendraPratap
on Fri, Aug 26 2011
CPF Low Power Simulation with Analog and Mixed-Signal Design (CPF-AMS)
We have been talking about low power simulation and the Common Power Format (CPF) for five or six years now. It’s become popular in most digital designs thanks to a mature methodology and design flow. However, more and more SoC designs are coming up with mixed-signal content. How will low power...
Posted to
Mixed-Signal Design
(Weblog)
by
Qingyu Lin
on Mon, May 23 2011
TFT and BSIM device equations
Hello everyone I am working TFT circuit design. According to Virtuoso® Simulator Circuit Components and Device Models Manual Product Version 7.1.1 June 2009, Cadence Spectre and UltraSim simulators support RPI TFT model. The equations of RPI TFT models are listed in the above file. I created the...
Posted to
Custom IC Design
(Forum)
by
SilentHunter
on Sat, May 14 2011
SPICE Pioneers Reveal History of 40-Year-Old Circuit Simulator
There aren't many currently used EDA tools that are celebrating 40 th anniversaries this year, but the SPICE circuit simulator, first released by the University of California in 1971, is. SPICE creators and innovators spun compelling and amusing tales of the development of the venerable circuit simulator...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Feb 24 2011
Page 1 of 2 (13 items) 1
2
Next >