Home > Community > Tags > SOC Encounter/Layout
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

SOC Encounter,Layout

  • LVS verification for gds file from Cadence SOC Encounter

    Hi, How to verify the LVS for gds file from Cadence SE. I have used 65nm STM standard cells for generating netlist file for layout and schematic design. i am getting mismatch erros in Calibre LVS report (INCORRECT). How to avoid bulk pins (vdds, gnds) in schematic, and missing instance (nsvtlp, psvtlp...
    Posted to Digital Implementation (Forum) by FMRLI on Sat, Jan 18 2014
  • SOC Encounter :: Layout Routing Issues

    Hi I am facing a problem with the layout generated by Encounter. I am unable to route the design properly. After setting up the Floorplan of the design when I place the Standard Cells, it also routes the metals and the metals are overlapped. Also it doesn't use the standard rules like using M1 Horizontal...
    Posted to Digital Implementation (Forum) by Sohaib Qazi on Wed, Feb 8 2012
Page 1 of 1 (2 items)