Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> SKILL
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
SKILL
16.3
ADE
ADE-XL
Allegro
Allegro PCB Editor
Allegro PCB SI
Allegro Skill
Allegro System Administration
Analog
assura
Autosilk silkscreen
AXL
axlDBCreateShape
axlSelect
bindkeys
Cadence
callback
CDNlive
change layers
classes
ConceptHDL
copy
create via
custom
Custom IC Design
customization
database objects
dbcreatevia
design validation
drc
EDA360
expression
file browser
flattening
FORM
Gerber
gui
hierarchy
IBIS
IC 6.1.5
Industry Insights
interprocess communication
IPL
layer functions
layout
LISP
list
object orientation
ocean
OCEAN script
OCEAN scripting
Oceanscript
OpenPDK
OrCAD Capture Marketplace
OrCAD PCB Editor
padstack
PCB
PCB design
PCB Layout and routing
PCB SKILL
pcell
pcell instance
PCells
PDK
PDKs
Popup Menu
procedure
programming
properties
Python
rod
ruler
Schematic
scripts
shape query
Si2
Silk Screen Coordiantes
skil code
Skill API
Skill Code
SKILL database attribute documentation
skill form
SkiLL form gui
skILL form pcb form
skill function
SKILL Lint
Skill programming
Skill script
SKILL TEXT FIND REPLACE
SKILL++
sort
sorting
SourceLink
stb
Stream Out
Sudoku
Team SKILL
via
Virtuoso
Virtuoso IC6.1.5
User Defined Object Property for Symbol Pin
I have a symbol containing all types of pins (e.g. "ipin" "opin"). Now using dbCreateEnumProp or dbCreateProp it is is possible to associate properties to specific pin accessing cvId->instances->net->term. This wil aslo apear if in symbol editor window one looks for "Edit...
Posted to
Custom IC SKILL
(Forum)
by
TamalDas
on Tue, May 1 2012
Virtuoso ADEGXL: SKILL function falltime(...)
Hello Virtuoso SKILL Programmers, I m using the ADEGXL for measuring delay, power, slewrate of some digital blocks like NAND2 NOR2 a.s.o. As it is described in the Manual of the SKILL function fallTime, it can be applied e.g.: wavelet=fallTime(v("/Y" ?result "tran-tran") 0.9 nil 0...
Posted to
Custom IC Design
(Forum)
by
Eberhard2010
on Tue, Apr 17 2012
smt pad skill
Hi everyone I'm searching for a skill that can build an smt pad automatically. I know there is a skill that build the shaps. There is one that build the smt pads as well? eliko
Posted to
PCB SKILL
(Forum)
by
elikmiz
on Tue, Apr 17 2012
string concatenation with cadence SKILL
Hi, I wonder how to concatenate these strings with SKILL in IC5.10.41: VT (“ /out “) So that I have a transient voltage net at the end such as VT(“/out”) which I can use the plot command to plot in a WaveScan window? I mainly have difficulty to insert those double quotes inside...
Posted to
Custom IC SKILL
(Forum)
by
gte582
on Thu, Apr 5 2012
CDNLive! Paper –Why Doesn’t My Board Work?
Why would a printed circuit board design go through a CAD system without a hitch, and then produce problems in fabrication or assembly - or worse, fail in the field? A paper at the recent CDNLive! Silicon Valley 2012 (Cadence user group conference) illustrated a number of ways this can happen, and showed...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Apr 3 2012
How to bring a window to top
Hi, what is the best solution to bring a window to foreground (the most top one) if it is behind some others. Currently I use: (hiUnmapWindow wid) (hiMapWindow wid) but it flickers for windows which are always on top. Thanks Michael
Posted to
Custom IC SKILL
(Forum)
by
MLindig
on Fri, Mar 16 2012
Descending into an instance
I am using geSwitch() to descend into an instnce as: dvid=dbGetInstanceByName(geGetEditCellView() "Instance_name"); geSwitch(hiGetCurrentWindow() "r" dvid 0 1 1 ); descend into the instance of which the id is given by previous command This doesn't take care of the config views...
Posted to
Custom IC SKILL
(Forum)
by
naavika
on Tue, Mar 13 2012
Re: Change_Net_o_Vias.il
See attached. Place the (unzipped) file: "DE_changeViaNet_public.cxt" in your Skill path In your allegro.ilinit file add the following lines: loadContext("DE_changeViaNet_public.cxt") axlCmdRegister("chgvianet" 'CVN_changeViaNet ?cmdType "interactive") Type...
Posted to
PCB SKILL
(Forum)
by
eDave
on Mon, Mar 5 2012
Guard ring skill code problem
HI, I made a skill code that draw the guard ring successfully using the enterPath() function and the rodCreatePath() function, but when I press escape to end the code after drawing a number of guardrings, it prints the following warnings then the code end: *WARNING* Illegal number of points, must be...
Posted to
Custom IC SKILL
(Forum)
by
Yousry
on Sun, Mar 4 2012
using axlDMFileBrowse to select files
I tried using the function axlDMFileBrowse to search for a certain file but if the filename have illegal characters like "(", ")", "[" , "]" etc. will just show an Information dialog box about the error. Is there any workaround regarding this issue? My goal is...
Posted to
PCB SKILL
(Forum)
by
GIL2004XP
on Fri, Mar 2 2012
Page 1 of 24 (232 items) 1
2
3
4
5
Next >
...
Last »