Home > Community > Tags > SKILL /Cadence
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

SKILL ,Cadence

  • How to characterize Transistors for gm/Id based design.

    Hi, Q1. Can someone give the circuit for characterizing Transistors for gm/Id based design, as I found different circuits in differrent websites. Also what size of W should be taken when generating plots as I am using 180nm Technology. Q2. I am able to plot fT vs gm/Id for single length after going to...
    Posted to Custom IC Design (Forum) by Meraj on Sat, Sep 28 2013
  • TSMC 3D-IC Reference Flow Supports 3D Die Stacking

    An important milestone for any new semiconductor technology is the availability of a foundry EDA reference flow. Such a milestone occurred last week (Sept. 18, 2013) as Cadence and TSMC delivered the latest Cadence 3D-IC reference flow for true 3D die stacking (right). While there has been considerable...
    Posted to Industry Insights (Weblog) by rgoering on Tue, Sep 24 2013
  • TSMC Native SKILL PDKs Tune Virtuoso for 16nm FinFET Design

    Custom/analog designers working at FinFET process nodes are going to need all the help they can get. As announced by Cadence today (July 8, 2013), TSMC will help out by providing native SKILL-based process design kits (PDKs) for the TSMC 16nm FinFET process. TSMC is also expanding its usage of the Cadence...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Jul 8 2013
  • Webinar: Cadence, Mentor Find Common Ground on PDK Standards

    Representatives of Cadence and Mentor Graphics don't often appear in the same webinar, but there's a new development in the industry that was important enough to bring these two EDA vendors together Dec. 7. That development is OpenPDK , a process design kit standardization effort launched by...
    Posted to Industry Insights (Weblog) by rgoering on Sun, Dec 12 2010
  • Display of schematic name and page number on the symbol

    Hi, I ported a design from 6.1 to 5.1.41. The symbols in 6.1 have the following statements which are supposed to display schematic name and page number when the symbol is instantiated. dsp('sheetIndex) dsp('page) In the ported design, after instantiation, I get the following, *Error* eval: undefined...
    Posted to Custom IC Design (Forum) by mk123 on Mon, Oct 19 2009
  • What is the syntax for creating pins withing SKILL

    I tried accessing the documentation, but it seems to be unavailable at my university this year. I was just wondering what the syntax for creating a pin is. I think it is dbCreatePin( ) but i don't know the parameters. Also is there a way to specify what material/metal the pin is created on?
    Posted to Custom IC Design (Forum) by JMCaJHU on Wed, Sep 16 2009
  • How to customize icfb start-up with 2 monitors?

    I have just started working with a 2 monitor PC system. I am running Windows XP locally, and connecting to the Linux server over XMing, or PuTTy. When I start icfb, the CIW and all pop-ups from the CIW are placed between the 2 monitors, as opposed to either the right or left monitor. How do I rectify...
    Posted to Custom IC Design (Forum) by AdamDaniels on Thu, Jul 23 2009
  • Creating pins with Skill

    I know there is a command for creating instances "dbCreateInstance" but is there a smilar command for creating pins? My documentation files no longer open and I can not seem to find a command on google. What is the command for creating a pin in SKILL?
    Posted to Custom IC Design (Forum) by JMCaJHU on Fri, May 22 2009
Page 1 of 1 (8 items)