Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> RFIC
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
RFIC
ADE
ADE-L
ADS
analog
Analog Simulation
analog/RF
analogLib
APS
bipolar transistor
bsim3v3
Cadence
Circuit design
Circuit simulation
Composite Triple Beat
Convergence
CTB
Custom Design
design framework
envelope
errset problem cadence skill
fast envelope
Fmax
fmax testbench
Harmonic Balance
harmonic trimming
HB
HBnoise
IC6.1.5
injection locking
International Microwave Symposium
layout
LVS
measuring Fmax
mixer
MMSIM
MMSIM71
momentum
Monte Carlo
MOS transistors
noise profiles
nport
nport settings
Oscillator
phase noise
pnoise
port
post layout simulation
post-simulation
PSS
QPSS Analysis
RF
RF Block Simulation
RF design
RF designer
RF Measurement library
RF Simulation
RF spectre spectreRF
shooting newton
simualtions
simulation
simulator
Spectre
Spectre RF
spectre spectreRF
spectreRF
spectreRF pss convergence
SpectreRF tutorials
vco
Virtuoso
Virtuoso Spectre
Virtuoso Spectre Simulator GXL
Virtuoso Spectre Simulator XL
ViVA
wireless integrated circuit verification
Modeling Oscillators with Arbitrary Phase Noise Profiles
When you need to include noisy oscillators in SpectreRF transceiver simulations, you have at least 3 options: 1) Semi-autonomous simulation is the most accurate approach, recommended whenever the transistor-level model of the oscillator is available. 2) rfLib/osc model is less accurate but it’s...
Posted to
RF Design
(Weblog)
by
Tawna
on Thu, May 24 2012
Measuring 2-Tone Intermodulation Using Envelope-Following Analysis
From time to time, SpectreRF users simulate very large, extracted-view circuits in 2+ tone QPSS. In many of those cases, memory requirements exceed the available resources. When that happens and small-signal approximations aren’t applicable, the user is typically stuck. The solution below and attached...
Posted to
RF Design
(Weblog)
by
Tawna
on Wed, May 16 2012
PSS Analysis's reliability-Difference between time domain response in PSS and Tran analysis
I'm designing a wide band matching network to drive an antenna.The output pulse at the output of pulse generator is delivered to one N1PORT as the antenna model thet refered to a S1P file with value from 1GHz to 8GHz. I want to use this interface between antenna(S1P port with n1port component) and...
Posted to
RF Design
(Forum)
by
Imank
on Thu, Apr 12 2012
High frequency quadrature VCO design with good phase noise
Hello everyone I am a newbie engineer starting my career in RF IC design and working on designing a high frequency VCO (38 GHz) with good phase noise characteristics. I am using Cadence IC6.1.5-64b.500 version and spectre simulator for the schemtic design and simulations. I have to do everything from...
Posted to
Custom IC Design
(Forum)
by
rohan kr
on Thu, Mar 29 2012
Guidelines for Maximizing Speed vs. Accuracy in SpectreRF simulations - Part 3
Several months ago, I started a 3 part series on Guidelines for Maximizing Speed vs Accuracy for Harmonic Balance simulations. Today, I'll discuss part 3 of the 3 part series consisting of: Which Engine: Spectre or APS? Oversample vs Number of Harmonics Harmonic Trimming The first and second posts...
Posted to
RF Design
(Weblog)
by
Tawna
on Wed, Mar 7 2012
Measuring Fmax for MOS Transistors
The following question has come up in comments: "How do I measure F max for an MOS transistor?" The measurement methodology -- testbench, analysis, calculator setup, stimulus, etc.-- does not change whether you are measuring bipolar transistors or MOS transistors. On the other hand, the results...
Posted to
RF Design
(Weblog)
by
Art3
on Thu, Aug 11 2011
NPORT: mismatch between number of noise parameters and number of ports
I am using Cadence IC 6.1.3. I have a problem simulating the specific attached touchstone file using the nport component. After netlisiting, I get the following error *** START error **** ERROR (SPECTRE-10008): "xxx/sqvco8_xcouple.s8p", line 163: Error:Mismatch found between number of noise...
Posted to
RF Design
(Forum)
by
elbadry
on Wed, Apr 6 2011
spectrum analysis of RF power amplifier output
Hi, I am using cadence icfb version IC5.1.41 and process 65nm to design a RF PA. I have finished my design and did transient analysis. In time domain the signal can be plotted but I was unable to view the output spectrum using DFT function. Can someone help ? is there any particular point...
Posted to
RF Design
(Forum)
by
whlinfei
on Tue, Apr 5 2011
Problem with nport
I am using Cadence 6.13 with mmsim 7.2 I have a problem running simulation that include the nport component. I get the following error: ERROR (SFE-874): "input.scs" 20: Unexpected keyword "options". Expected equals. At other times, I also get the following error: *Error* fprintf/sprintf...
Posted to
RF Design
(Forum)
by
elbadry
on Wed, Mar 30 2011
My Favorite nport Settings for Spectre and SpectreRF
The nport component located in analogLib can be used in circuits for Spectre and SpectreRF simulations. It is a scattering parameter (S-parameter) based distributed multi-port element. The nport truly is a "black box"… It can be used to model dramatically different systems, such as:...
Posted to
RF Design
(Weblog)
by
Tawna
on Wed, Mar 23 2011
Page 1 of 2 (18 items) 1
2
Next >