Home > Community > Tags > RF design/Virtuoso
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

RF design,Virtuoso

  • IBIS model simulation

    I am designing a Data acquisition system with a Texas instruments ADC, Inamps and a ST micro electronics micro controller. I am getting spice models for my inamps, differential amplifiers etc. so that I could do SPICE simulation. I wish to see the output of my ADC if I am providing an input signal with...
    Posted to PCB Design (Forum) by niranjan madha on Wed, Apr 17 2013
  • Measuring Bipolar Transistor ft with Fixed Base-Collector Voltage

    Recently I had a question from reader. He asked a good question: "How do you to measure a bipolar transistor's ft when the base-collector voltage, Vbc, is fixed?" Attached is a modified version of the testbench that allows a user to measure ft with a fixed Vbc. While the aesthetics are...
    Posted to RF Design (Weblog) by Art3 on Tue, Jun 12 2012
  • SpectreRF AppNotes and Tutorials....Still One of our Best Kept Secrets!

    Some of you may remember the blog written several years ago " Shhhhh...SpectreRF Tutorials and AppNotes - One of Our Best Kept Secrets ". Well, the more things change...the more things stay the same! The location of these tutorials and appNotes still seems to be one of our best kept secrets...
    Posted to RF Design (Weblog) by Tawna on Mon, Jan 16 2012
  • Measuring Fmax for MOS Transistors

    The following question has come up in comments: "How do I measure F max for an MOS transistor?" The measurement methodology -- testbench, analysis, calculator setup, stimulus, etc.-- does not change whether you are measuring bipolar transistors or MOS transistors. On the other hand, the results...
    Posted to RF Design (Weblog) by Art3 on Thu, Aug 11 2011
  • Problems Importing OA Design from Virtuoso into Encounter

    Hello, While trying to perform place and route using Encounter I'm "encountering" errors importing my design from Virtuoso. When I try to import the design, I get the following: Reading tech data from OA Library 'NCL' ... FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu...
    Posted to Digital Implementation (Forum) by TruLogic on Mon, Jan 10 2011
  • Q&A Interview: Steve Carlson Discusses Cadence Mixed-Signal Strategy

    Steve Carlson is vice president of marketing for low power and mixed-signal solutions at Cadence. In this interview, he discusses the increasing importance of mixed-signal SoCs, describes key challenges, and outlines Cadence strategy and solutions. Q: The term "mixed signal" has been around...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Sep 28 2009
  • Join us at the Cadence booth at the International Microwave Symposium

    If you listened to Tom's advice on this blog two months ago and registered for the International Microwave Symposium or the RFIC symposium, then you should be at the Boston Convention center now enjoying RFIC talks. Please remember that we are waiting for you at the Cadence booth on the exhibition...
    Posted to RF Design (Weblog) by Hany on Mon, Jun 8 2009
  • Jurassic Park IV: The Return of ANALOG

    In the lab, no one can hear you scream! When I was getting my BSEE in the 1980s and studying analog and communications, my friends would say, “Why are you studying that old dinosaur, digital is where it’s at!”. Well, far from being consigned to the La Brea tar pit, analog is once again...
    Posted to Custom IC Design (Weblog) by NewYorkSteve on Tue, May 5 2009
  • An Efficient and Fast Verification Flow for Analog Designs Validation using Virtuoso SpectreMDL

    The emergence of sub-micron technologies has enabled today’s designers to include various digital/analog/RF components in a single chip. The complexity of validating such designs has highlighted the necessity for a robust validation methodology and for an appropriate process for running efficient...
    Posted to Custom IC Design (Weblog) by helenet on Mon, May 4 2009
  • Getting a Feel for RF

    It was a delight when I read the blog by Bill Schweber of TechOnline's RF DesignLine titled “ Getting some basic RF experience ”. I was surprising pleased that somebody took the time to talk about how one might get the feel for RF. That is because what Bob talks about is more or less...
    Posted to Custom IC Design (Weblog) by TomC on Wed, Apr 29 2009
Page 1 of 2 (11 items) 1 2 Next >