Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> RAKs
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
RAKs
ADE
ADE-GXL
ADE-XL
Advanced Features
advanced node
AMS
AMS Simulation
analog
Analog Design Environment
Analog Design Environment
Analog simulation
APS
ATPG
Cadence Online Support
Cadence On-Line Support
Cadence support
Common Power Format 1.0
conformal
Conformal Low Power
Connectivity-driven
Constraint-driven
CPF
CPF Macro Modelling
CTS
Custom IC Design
customer enablement
DBTcl
Digital Front-End Design
Digital Implementation
EDI
EDI 11.1
EDI system
EDI system Encounter Digital Implementation System
Encounter Test
Enouter Timing System
Formal Verification
Foundation Flow
Functional Verification
Hierarchical Integration
IC 6.1
IC 6.1.5
IC615
Incisive
Incisive Enterprise Simulator
Incisive Unified Simulation
LEC
Logic Design
Logic synthesis
low power
Low Power Mixed Signal Verification
Low-Power
low-power design
macro models
modgens
Monte Carlo
NanoRoute
online support
Power Intent Comparison
RAK
Rapid Adoption Kit
Rapid Adoption Kits
RTL compiler
Signoff Analysis
silicon realization
SKILL
SoC-Encounter
SoC-Encounter dbGet dbSet
Spectre
Synthesis
Test
variability
Verification
Virtuosity
Virtuoso
Virtuoso Advanced Node
Virtuoso Analog Design Environment
Virtuoso IC6.1.5
Virtuoso Layout Suite
Virtuoso Layout Suite GXL
Virtuoso Layout Suite L
Virtuoso Layout Suite XL
Virtuoso Space-based Router
Viva
VLS GXL
VLS L
VLS XL
workshop
Virtuosity: 10 Things I Learned in March by Browsing Cadence Online Support
Topics in March include advanced analysis in ADE GXL, taking advantage of lots of features for doing statistical analysis in ADE XL, defining bindkeys in ADE L (yes, you can do that!), plus a variety of useful details in the areas of routing and advanced custom layout. Enjoy! Application Notes 1. Design...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Thu, Apr 11 2013
Virtuosity: 10 Things I Learned in February By Browsing Cadence Online Support
February was a big month for RAKs (Rapid Adoption Kits)! If you haven't checked out the listings under Resources->Rapid Adoption Kits yet, you're missing out. You'll find databases with detailed instructions, documentation and videos on many tools, features and flows. They've become...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Mon, Mar 18 2013
RAK: Conformal Low Power Advanced Features for Power Intent Comparison, Hierarchical Integration and CPF Macro Modeling
Why do you define macro models? Luke Lang , Engineering Director at Cadence, says that "Just because you have a hard macro doesn't mean you need to define a macro model: A single-domain hard macro without any low power component should be black-boxed. A macro model is not necessary." Luke...
Posted to
Low Power
(Weblog)
by
SumeetAggarwal
on Fri, Aug 10 2012
Boost Productivity With Synthesis, Test and Verification Flow Rapid Adoption Kits (RAKs)
A focus on customer enablement across all Cadence sub-organizations has led to a cross-functional effort to identify opportunities to bring our customers to proficiency with our products and flows. Hence, Rapid Adoption Kits -- RAKs -- for Synthesis, Test and Verification Flow were born! What is a RAK...
Posted to
Logic Design
(Weblog)
by
SumeetAggarwal
on Tue, Jul 24 2012
Improve Your Productivity With Rapid Adoption Kits (RAKs) for Encounter Digital Implementation (EDI) System and Sign-off Flow
As you know, Cadence Online Support is your 24/7 site for getting help and resolving issues related to Cadence software. If you are signed up for e-mail notifications, you've noticed new solutions, application notes, videos and other content are added daily. In this blog I want to highlight a new...
Posted to
Digital Implementation
(Weblog)
by
wally1
on Mon, Jul 9 2012
Things You Didn't Know About Virtuoso: Rapid Adoption Kits
This post isn't directly about tips and tricks for getting the most out of Virtuoso, but it is about a new source of information and hands-on guidance to help you put those tips and tricks into action. They're called Rapid Adoption Kits, or--to use the obligatory Three Letter Acronym (TLA)--RAKs...
Posted to
Custom IC Design
(Weblog)
by
stacyw
on Tue, May 22 2012
Page 1 of 1 (6 items)