Home > Community > Tags > Pspice convergence transient simulation
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Pspice convergence transient simulation

Sorry, but there are no more tags available to filter with.
  • Pspice convergence aid?

    In some tools (eg Hspice), a common technique to help convergence of transient sims of mixed logic + analog is to "buffer" PULSE sources (for incoming logic signals) thru a piecewise-linear voltage-controlled voltage-source ("PWL" similar to DC TABLE) that forces linear interpolation...
    Posted to Cadence Academic Network (Forum) by jfasig on Tue, Sep 4 2012
Page 1 of 1 (1 items)