Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Prototyping
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Prototyping
48th DAC
Acceleration
ARM
ASIC
bringup
Bring-up
build or buy
build vs. buy
Cadence
CDNLive!
ChipEstimate
cloud computing
Cooley
coverage
DAC
DAC 2011
DAC: DAC panel
debug
debugging
deepchip
Denali Party
DVCon
DVCon 2012
EDA
EDA360
EDP
EDPS
Electronic Design Processes
embedded software
Embedded Systems Conference
emulation
emulator
encounter
ESL
Fluxx
FPGA
FPGA Based Prototyping
FPGA prototyping
FPGA-based
FPGA-based prototypes
functional verification
Gary Smith
hardware/software co-development
Hardware/software co-verification
hardware/software integration
hardware-assisted verification
High-level Synthesis
HLS
HW/SW co-verification
Industry Insights
IP
Logic Design
low power
Mathworks
mixed signal
Mixed-Signal
mixed-signal verification
Palladium
Palladium XP
Qualcomm
rapid prototyping
Rapid Prototyping Platform
RPP
RTL
Schirrmeister
Simulation
software
software development
Software Development and Debug
Springsoft
Stanford
Synopsys
Synthesis
SysML
system C
System Design and Verification
System Design and Verification
System Development Suite
system integration
system level
system modeling
System Realization
system-level
Team ESL
TLM
transaction level
UML
UVM
UVM-MS
validation
verification
Verification Acceleration
Verification Computing Platform
virtual platforms
virtual prototypes
virtual prototyping
virtual protoype
virual platform
workshops
Xilinx
Changing the Game with Processor Based Emulation
I have always been fascinated by game changing moves. Some are more successful than others, but the general principle is always the same - coming with a gun to a knife fight. Two of my favorites are from sports. When I was a young rower, the moving outrigger was a game changer for a while and was a fascinating...
Posted to
System Design and Verification
(Weblog)
by
fschirrmeister
on Thu, Oct 11 2012
Is System Modeling the Next EDA Abstraction Level?
According to a recent talk by Frank Schirrmeister, group director of product marketing for the Cadence System and Software Realization Group, the answer is "yes." System modeling is a level of abstraction that's independent from hardware and software implementation. But there are some interesting...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Apr 15 2012
DVCon Panel Debate – “Build or Buy” Emulation and Prototyping?
Emulation and FPGA-based prototyping are becoming increasingly necessary for complex systems-on-chip, but where are these hardware-assisted tools going to come from? Should you invest the resources to build and maintain your own, or purchase a commercially available solution? In either case, what do...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Mar 7 2012
Interested in Low Power, Mixed Signal, SystemC Verification? Here’s What to See at DVCon
DVCon, the premier conference for IC and systems verification, will be held Feb. 27- March 2 at the Doubletree Hotel in San Jose, California. This year's conference makes it clear that functional verification isn't just about digital RTL anymore. In fact, there's quite a bit of content in...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, Jan 30 2012
DAC Panel Calls Off “Battle” Between Prototyping and Emulation
A Design Automation Conference (DAC) panel June 8 looked like it was destined for controversy. It was titled, "Software-Hardware Verification Battle: Prototyping vs. Emulation." But that battle didn't happen. Instead, most participants agreed that several types of hardware/software integration...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Jun 14 2011
Q&A: A Closer Look at the Cadence Rapid Prototyping Platform
Cadence entered a new marketplace with the recent introduction of the Rapid Prototyping Platform , an FPGA-based prototyping environment that supports pre-silicon software development and system validation. The Rapid Prototyping Platform is part of the tightly integrated System Development Suite , which...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jun 1 2011
Yes We Can...Do FPGA-Based Prototoyping
As part of this week's System Development Suite announcement , Cadence introduced two new platforms, the Virtual System Platform and the Rapid Prototyping Platform. Both new platforms help users start embedded software development much earlier, thus providing an accelerated path to revenue. I'm...
Posted to
System Design and Verification
(Weblog)
by
Juergen57
on Fri, May 6 2011
The Challenge of System Integration and Bring-Up
In the last few years, I have talked with many companies and analysts and consistently heard that system integration time is becoming one of the key challenges in system development. Many companies spend 50% of their total development cycle on system integration and bring-up. This blog will describe...
Posted to
System Design and Verification
(Weblog)
by
Ran Avinun
on Tue, May 3 2011
Cadence at DAC 2011 – And Denali Party Update
The 48 th Design Automation Conference ( DAC ) is just a little over one month away, and Cadence will have a substantial presence on the exhibit floor, in panel sessions, and in co-located workshops. Of course, the famous Denali Party is a highlight, and it is on! A new Cadence DAC microsite located...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Mon, May 2 2011
System Bring-Up - THE Critical Path in the System Development Process
The electronic industry is moving from hardware-defined products to software-defined and application-driven products. As a result, product differentiation shifts to software content while hardware platforms and their development processes increasingly become increasingly commodities. Time-to-market pressures...
Posted to
System Design and Verification
(Weblog)
by
Ran Avinun
on Tue, Nov 9 2010
Page 1 of 2 (13 items) 1
2
Next >