Home > Community > Tags > Prototyping/RTL
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • Is System Modeling the Next EDA Abstraction Level?

    According to a recent talk by Frank Schirrmeister, group director of product marketing for the Cadence System and Software Realization Group, the answer is "yes." System modeling is a level of abstraction that's independent from hardware and software implementation. But there are some interesting...
    Posted to Industry Insights (Weblog) by rgoering on Sun, Apr 15 2012
  • Emulation vs. FPGA Prototyping

    There is a continuous debate about FPGA prototyping vs. emulation. This debate is heating-up with the latest Synopsys acquisitions of FPGA prototyping tools: Synplicity and Chip-It. This debate sometimes reminds me the endless debate between ASIC and FPGA companies. The reality is that there is a market...
    Posted to System Design and Verification (Weblog) by Ran Avinun on Thu, Feb 19 2009
  • Leveraging Silicon Virtual Prototyping Technology in Synthesis

    How many times has this happened to you? The wireload model based timing engine in your synthesis tool indicates that you have finally closed the timing on your design. You can now hand the design off to the back end implementation engineer and focus on your other tasks. A week or two go by and you get...
    Posted to Logic Design (Weblog) by mrardon on Mon, Nov 17 2008
Page 1 of 1 (3 items)