	Login with a Cadence account.
Not a member yet? Create a permanent login account to make interactions with Cadence more conveniennt. Register \| Membership benefits

Get email delivery of the Cadence blog (individual posts).

Popular Tags

Browse All Tags

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Power,mixed signal

Panel: Integrating Low-Power ARM Processors into Mixed-Signal Designs

Mixed-signal chip designs with embedded digital signal processing are becoming more and more commonplace these days. How can you bring low-power processors, such as the ARM Cortex-M0 , into such designs quickly and efficiently? A lunch panel discussion at the recent Design Automation Conference (DAC...

Posted to Industry Insights (Weblog) by rgoering on Wed, Jun 20 2012
What’s Hot for Mixed-Signal At DAC?

Analog/mixed-signal design is a hot topic at the Design Automation Conference! At DAC 2012 at San Francisco's Moscone Center next week (June 4-7), you can keep up with the latest developments in mixed-signal design methodology, including design, implementation and verification. You will find it is...

Posted to Mixed-Signal Design (Weblog) by QiWang on Thu, May 31 2012
What’s Cool for Low-Power at DAC?

Low-power design promises to be a key theme of the Design Automation Conference once again! At DAC 2012 at San Francisco's Moscone Center next week (June 4-7), if you need to cover design, implementation and verification of this important subject, there's a lot to choose from at Cadence's...

Posted to Low Power (Weblog) by Pete Hardee on Wed, May 30 2012
Webinar Report: Power-Aware Mixed-Signal Verification

Most of the discussion about low-power design techniques has focused on digital circuits. However, nearly all systems-on-chip (SoCs) are mixed-signal, and the way in which analog and digital circuitry interact has a huge impact on overall power consumption. Thus, low power (or "power aware"...

Posted to Industry Insights (Weblog) by rgoering on Wed, Jan 25 2012
Webinar Report: Solving Mixed-Signal Power Grid Challenges

Complex analog/mixed-signal ICs pose many power grid design and analysis challenges. Unanticipated IR drop and electromigration problems are commonplace, and they significantly impact circuit behavior. But as a recently archived webinar shows, there are a number of ways to minimize these problems, even...

Posted to Industry Insights (Weblog) by rgoering on Wed, Jan 11 2012
Q&A: Jim Hogan Identifies Custom/Analog Challenges and Solutions

Jim Hogan has been a mover and shaker in the EDA industry since long before the term "EDA" was invented. Today a well-known independent venture capitalist, Hogan previously ran both R&D and marketing for the Cadence Virtuoso product, and he knows the custom/analog world well. He's invested...

Posted to Industry Insights (Weblog) by rgoering on Sun, Mar 20 2011
Digital Centric Mixed-Signal Dynamic Power Verification – Bringing It All Together

This is the final posting in a series of blogs on dynamic power management in digital-centric mixed-signal verification environments. In this post, I will talk about concepts behind digital-centric mixed-signal verification (DMSV). My previous blogs covered some of the following topics: 1. Basics of...

Posted to Low Power (Weblog) by Neyaz on Tue, Oct 19 2010
Panelists: How to Manage Power for Mixed-Signal and RF

Nearly all of the discussion about low-power design has been on the digital side - but many of the problems are in the analog/mixed-signal and RF domains. I was thus pleased to see that the EE Times Advances in Power Management on-line conference Sept. 16 had a panel on this topic, with speakers from...

Posted to Industry Insights (Weblog) by rgoering on Mon, Sep 20 2010
Webinar: SOI Gives More Performance Per Watt, And There's An Easy Path

If you've seen any of the recent buzz lately around Silicon-On-Insulator (SOI), you'd know that it's an excellent option that can enable you to meet lower power consumption and die area targets without sacrificing performance or functionality. This is why Cadence, ARM and IBM have partnered...

Posted to Digital Implementation (Weblog) by mikeNaustin on Fri, Aug 20 2010

Page 1 of 1 (9 items)

Popular Tags

Email

Share

Subscribe

Contact Us

Power,mixed signal

Panel: Integrating Low-Power ARM Processors into Mixed-Signal Designs

What’s Hot for Mixed-Signal At DAC?

What’s Cool for Low-Power at DAC?

Webinar Report: Power-Aware Mixed-Signal Verification

Webinar Report: Solving Mixed-Signal Power Grid Challenges

Q&A: Jim Hogan Identifies Custom/Analog Challenges and Solutions

Digital Centric Mixed-Signal Dynamic Power Verification – Bringing It All Together

Panelists: How to Manage Power for Mixed-Signal and RF

Webinar: SOI Gives More Performance Per Watt, And There's An Easy Path