Home > Community > Tags > Power Analysis/d latch
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Power Analysis,d latch

  • Need help on forward body biasing and CSAFF&CHLFF circuit

    Hi fellow members! i need help on the topic of forward body biasing. I am currently using the 65nm process with a wp/wn ratio of 240/120 which is 2. In regards to the body of the pmos and nmos, i normally tie them to VDD and GND respectively. However, coming upon the topic of forward body biasing i am...
    Posted to Logic Design (Forum) by ntus on Tue, Dec 11 2012
Page 1 of 1 (1 items)