Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > Palladium/C-to-Silicon Compiler/EDN
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Palladium,C-to-Silicon Compiler,EDN

  • EDN's 19th Annual Innovation Awards

    Two of Cadence system D&V products have been selected as the finalists for the EDN innovation award : Palladium DPA (Dynamic Power Analysis) and C-to-Silicon Compiler . I went to the award Dinner this week. In the entrance, I have met Ron Wilson who told me that he believes in the current economic...
    Posted to System Design and Verification (Weblog) by Ran Avinun on Fri, Apr 3 2009
Page 1 of 1 (1 items)