Home > Community > Tags > PSS/noise
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • Jitter from pnoise simulation

    I'm desinnig a Time to digital converter and I would like to simulate the jitter of a driven buffer having a rising time of 350 ps. In my schematic, the buffer is driven by vpulse (ideal CLK @ 2 MHz) and I would like to simulate his output jitter. My setting of pss simulation is as follow: Beat frequency...
    Posted to RF Design (Forum) by moez on Fri, Mar 9 2012
  • Blog post on simulator analysis & when to use what

    This free article isn't all that relevant for experienced designers, but for the novice, it is helpful: http://www.circuitdesign.info/blog/2008/11/circuit-simulator-analyses/ (Full disclosure: I wrote it.)
    Posted to RF Design (Forum) by PoojanWagh on Fri, Nov 21 2008
Page 1 of 1 (2 items)