Home > Community > Tags > PSS
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

PSS

  • Re: Nport Component (S-Parameter Files) in PSS Analysis
    Hi Frank, just to clarify... Linear and spline interpolation methods are supported in pss-hb and hb (and all subsequent small signal analyses) and envlp. pss-shooting can be used with the nport in some circumstances. Linear and spline interpolation methods are not supported for Shooting QPSS/QPXX, Shooting...
    Posted to RF Design (Forum) by Tawna on Wed, May 22 2013

  • Phase noise plot
    Hi, I have been doing a Pnoise analysis . Unfortunately I was unable to plot the phase noise response. My design was setup was described below. My apparatus was a PLL with a fixed divider ratio of 20 and output frequency of 500Mz In PSS analysis I have set the beat frequency as reference frequency ie...
    Posted to Custom IC Design (Forum) by Jithin on Wed, Apr 10 2013

  • Pnoise analysis
    Hi, I have been designing a PLL which gives an output frequency in the range (400-500)MHz to the reference input frequency of (20-25)MHz.So for doing the pnoise analysis I have added the PSS as well as Pnoise analysis I have made the following as setup for the analysis for a frequency of 500MHz. I have...
    Posted to Custom IC Design (Forum) by Jithin on Sun, Mar 3 2013

  • No Insufficient Memory Promble in PSS/Pnoise simulation
    Hi, I have some promblems on VCO Post-simulation of PSS and Pnoise. The Frequency of the VCO is 20GHz. When I simulate the schematic, everything is good. But when I comes to Post-simulation, there will always be the error "no insufficient memory". At first, I can't finish the pss and one...
    Posted to RF Design (Forum) by Charley Hou on Thu, Dec 27 2012

  • How to simulate the Noise figure in Pnoise from 1 stage to another?
    Hi there, I want to simulate the Noise figure for such a setup that first a band pass filter, then sample and hold, and then follower by amplifier, and ADC and so on. Can i get the noise figure from source to each stage with Pnoise? I understand that if the output is specified with voltage of two node...
    Posted to Custom IC Design (Forum) by zcam on Fri, Sep 28 2012

  • PSS Analysis's reliability-Difference between time domain response in PSS and Tran analysis
    I'm designing a wide band matching network to drive an antenna.The output pulse at the output of pulse generator is delivered to one N1PORT as the antenna model thet refered to a S1P file with value from 1GHz to 8GHz. I want to use this interface between antenna(S1P port with n1port component) and...
    Posted to RF Design (Forum) by Imank on Thu, Apr 12 2012

  • High frequency quadrature VCO design with good phase noise
    Hello everyone I am a newbie engineer starting my career in RF IC design and working on designing a high frequency VCO (38 GHz) with good phase noise characteristics. I am using Cadence IC6.1.5-64b.500 version and spectre simulator for the schemtic design and simulations. I have to do everything from...
    Posted to Custom IC Design (Forum) by rohan kr on Thu, Mar 29 2012

  • PSS analysis - oscillator
    Dear all, I am simulating an oscillator (RLC lumped element connected to a sustaining amplifier) in SpectreRF 5.10.41.121508. The oscillation frequency is about 0.85 MHz. There is some initial current condition (50nA) for the inductance L. The transient analysis runs well and shows the oscillations building...
    Posted to RF Design (Forum) by JuliaP on Wed, Mar 14 2012

  • Jitter from pnoise simulation
    I'm desinnig a Time to digital converter and I would like to simulate the jitter of a driven buffer having a rising time of 350 ps. In my schematic, the buffer is driven by vpulse (ideal CLK @ 2 MHz) and I would like to simulate his output jitter. My setting of pss simulation is as follow: Beat frequency...
    Posted to RF Design (Forum) by moez on Fri, Mar 9 2012

  • SpectreRF AppNotes and Tutorials....Still One of our Best Kept Secrets!
    Some of you may remember the blog written several years ago " Shhhhh...SpectreRF Tutorials and AppNotes - One of Our Best Kept Secrets ". Well, the more things change...the more things stay the same! The location of these tutorials and appNotes still seems to be one of our best kept secrets...
    Posted to RF Design (Weblog) by Tawna on Mon, Jan 16 2012
Page 1 of 3 (22 items) 1 2 3 Next >