Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > PSPICE/circuit design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

PSPICE,circuit design

  • Re: SOI MOSFET Simulation with PSPICE?

    Hi, Can you provide me the .lib and .olb file of this SOI MOSFET model? I want to simulate the Id/Vg characteristics of PDSOI MOSFET as well as FDSOI MOSFET. Do I need different models for them. If yes, I would request you to kindly share them with us. I am am currently working on NMOS/PMOS at level...
    Posted to Cadence Academic Network (Forum) by Soumendu on Tue, Feb 4 2014
  • PSPICE Simulation Error "Extra Text On Line"

    Hi, Working on an audio amplifier project for school and I'm trying to simulate the circuit in Pspice. When I actually go to run the simulation, I keep getting an "Extra Text On Line" error. Here's the output sim file: **** CIRCUIT DESCRIPTION **************************************...
    Posted to Cadence Academic Network (Forum) by luckyleo on Tue, Nov 27 2012
  • not able to design 7447A 7segment IC in Pspice

    I tried to design a circuit using 7447A IC the 3 connections - LT, RBI and RBO are in active low. I am not able to get valid output. What should be the inputs to these 3 connections to get a valid ouptut? I have not been able to get any help regarding this on the net. They all talk of 7447 with 16 pins...
    Posted to Cadence Academic Network (Forum) by tushi on Fri, Dec 2 2011
Page 1 of 1 (3 items)