Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > PNoise/phase noise simulation
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

PNoise,phase noise simulation

  • PN function in Visualizaion & Anaysis XL Calculator

    Hi, I have a question about the PN function, available in the Calculator. Is an output phase noise spectrum is a signle sideband or a double sideband spectrum? To avoid any confusions, I mean the 'double sideband' by a spectrum 3dB more than the 'single sideband' in magnitude. Thanks...
    Posted to RF Design (Forum) by JaeWook on Tue, Feb 18 2014
  • pnoise jitter noise contribution

    hi, i am running pss and pnoise on a driven circuit using noisetype=jitter this simulation provide me the integrated rms jitter. Question1: How can i find out the individual noise contributor in this simulation? I ask because i read somewhere on the help manual that noise seperation can only be done...
    Posted to RF Design (Forum) by potsticker on Fri, Jun 21 2013
  • Insufficient memory in PNOISE simulation

    I'm trying to do phase noise analysis with PSS HB and PNOISE for post layout extracted netlist. I got the following error: Mem Used: 12813.8 MB (Memory Exhausted) Fatal error found by spectre at freq = 10 MHz during PNoise analysis `pnoise'. FATAL (CMI-2002): Insufficient memory available. To...
    Posted to RF Design (Forum) by Massoud THDN on Tue, May 29 2012
  • Jitter from pnoise simulation

    I'm desinnig a Time to digital converter and I would like to simulate the jitter of a driven buffer having a rising time of 350 ps. In my schematic, the buffer is driven by vpulse (ideal CLK @ 2 MHz) and I would like to simulate his output jitter. My setting of pss simulation is as follow: Beat frequency...
    Posted to RF Design (Forum) by moez on Fri, Mar 9 2012
Page 1 of 1 (4 items)