will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > PLL
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • CDR for USB 3.0 PHY

    Sir, I am modeling a Dual loop CDR for USB 3.0 PHY. As per jitter budgeting of USB 3.0, it specifies a deterministic jitter of 143pSec and random jitter of 4.03pSec. As I was trying to model random jitter using Verilog A function $dist_normal (seed, mean, sd) with mean=0 and sd=4.03p and similarly deterministic...
    Posted to Custom IC Design (Forum) by Jithin on Tue, May 20 2014
  • How can I simulate 'PLL Noise PSD' ?

    I'm fresh designer for PLL. I want to simulate 'PLL Noise PSD' on transient simulation. I had used Analog design environment -> results -> direct plot -> main form. but I couldn't see funtion of 'PLL Noise PSD'. If anybody knows how to simulate 'PLL noise PSD'...
    Posted to Custom IC Design (Forum) by SangKiLEE on Tue, Jul 23 2013
  • Video Keynote – Research Pushes Silicon to 60 GHz and Beyond

    Can silicon run at 60-240 GHz with good performance and energy efficiency? Yes, according to Ali Niknejad , professor of electrical engineering and computer science at the University of California at Berkeley. In a keynote speech at the Mixed-Signal Technology Summit at Cadence in September, now available...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Dec 10 2012
  • Analog Simulation – Looking Beyond “Wall Clock” Time

    The primary way that people describe or categorize analog simulators is in terms of raw performance – what one might call “wall clock” time. That’s a short-sighted view. The real issue is verification productivity, and that’s a much broader – and more interesting –...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Jan 25 2010
  • Calculating Large Signal Phase Noise Using Transient Noise Analysis

    My name is Alan Whittaker and I'm in Cadence's Custom IC Proliferation Group. We support Cadence's Technical Field Organization (the AEs) and Cadence customers during the introduction and adoption of new and advanced EDA technologies. I'll be posting here from time to time on methodologies...
    Posted to Custom IC Design (Weblog) by alanw on Thu, Mar 26 2009
Page 1 of 1 (5 items)