Cadence.com will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST).
Cadence.com login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > PDK
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

PDK

  • What OpenPDK Is And Why It’s Important

    Since process development kits (PDKs) are necessary for all IC design, a major change in the way foundry PDKs are provided is significant news. Such change may be forthcoming from the Silicon Integration Initiative (Si2) OpenPDK Coalition , which announced 10 founding members, including Cadence, May...
    Posted to Industry Insights (Weblog) by rgoering on Thu, May 13 2010
  • Bringing MEMS Design To The Mainstream

    Micro-electrical mechanical systems ( MEMS ) have been around for years, and have found their way into high-volume applications such as automobile air bag controllers, GPS systems, and inkjet print heads. But MEMS devices such as accelerometers, gyroscopes, RF switches and pressure sensors are not as...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Mar 15 2010
  • Q&A: A Cadence View Of ‘Interoperable’ PCells

    If you’re involved in analog or custom IC design, you’ve no doubt read about “interoperable” parameterized layout cells (PCells) and process design kits (PDKs). What you probably haven’t heard is a Cadence viewpoint about these developments. The following Q&A interview...
    Posted to Industry Insights (Weblog) by rgoering on Wed, Jan 13 2010
  • ADE L | post-layout simulation | input.scs error | missing model

    Hi, after successful RLC extraction I got a av_extracted view, which I set in ADE Setup->Environment... in the Switch View List in order to perform post-layout simulation. The netlist is created without any error. However, when I start to run a transient simulation I get te following error: <<...
    Posted to Custom IC Design (Forum) by pitter on Sat, Nov 7 2009
  • User Interview: An Under The Hood Look At PDKs

    Well-made process design kits (PDKs) are critical for successful IC design, and design teams should keep in touch with PDK technology development, according to Kristin Liu, principal CAD engineer at National Semiconductor . In an interview at the recent CDNLive! Silicon Valley , she talked about the...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Oct 22 2009
  • DRC problems with IBM PDK

    Hello, I have access to the IBM PDKs for both 65nm (cmos10lpe) and 45nm (soi120S). I wanted to test the PDK and the DRC tool so I made a layout containing just one nmos and ran DRC on it. To my surprise, I got DRC errors for the IBM PDK nmos cell using the IBM PDK DRC runset. Shouldn't the cell provided...
    Posted to Digital Implementation (Forum) by weiz on Thu, May 28 2009
  • ARM libraries, IBM PDK, Cadence PVS questions...

    Hi all, I have several questions regarding ARM libraries, IBM PDK, and Cadence PVS. Sorry if I posted in the wrong place ARM Libraries 1. Has anyone used it before? Does it have layout view for Cadence Virtuoso tool IBK PDK 1. After I installed it, I got the following warning message in Virtuoso CIW...
    Posted to Custom IC Design (Forum) by weiz on Wed, Apr 29 2009
  • OpenAccess, Its Just a Database…

    I suspect that in another year we’ll all stop talking about OpenAccess (OA) like it is something special and treat it the way it should be, that it is just another database. Having said that, I know I’m going to get plenty of email about my portrayal of OA from colleagues and others but that...
    Posted to Custom IC Design (Weblog) by TomC on Mon, Apr 20 2009
  • What’s all the Hoopla with PDKs?

    At a purely technical level, Process Design Kits are fairly innocuous. They are used to enable custom IC design flows. A Process Design Kit (PDK) includes device models, schematic symbols, netlisting procedures and parameterizable cell layout generators. Physical verification rule decks and a parasitic...
    Posted to Custom IC Design (Weblog) by Robin Sarma on Tue, Mar 31 2009
  • Lack of design-chain collaboration prevents SiP to go mainstream

    A few years back, I was considering that the lack of an integrated design solution (tool flow) was the reason that SiP design was an "expert engineering" process -- and why it was not adopted more widely despite its benefits over SoC integration for a broad range of applications and markets...
    Posted to IC Packaging and SiP (Weblog) by Jimmy on Fri, Jul 11 2008
Page 2 of 2 (20 items) < Previous 1 2