Home > Community > Tags > PCB/Allegro PCb/PCB Layout and routing
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

PCB,Allegro PCb,PCB Layout and routing

  • Want to change D2PAK footprint with TO263-3 on Orcad/Allegro PCB Editor

    I have a PCB *.BRD file. No schematic no netlist. On board 03 D2PAK footprint placed U28, U29, U30. I want to replace a only U29 footprint D2PAK with To263-3. Any body know the procedure to replace the footprint without schematic and netlist.
    Posted to PCB Design (Forum) by AamirZ on Tue, Nov 20 2012
  • Greeting to all guys here

    Hello, guys, it is my first time to know you here. This is Jack from SOPPCB TECHNOLOGY in Shenzhen, China, we are a factory to make PCB fabrication and assembly for nearly 10 years. If any one here need to make PCB boards, pls contact me. Jack soppcbtech at gmail dot com SOPPCB
    Posted to PCB Design (Forum) by SOPPCB on Fri, Feb 17 2012
  • PCB autorouter(spectraa) not converging

    Hi, I am making my first pcb with a xilinx fpga device(256 pin BGA package).I am simply connecting the all I/O's to 4 standard 40 pin connectors.Are padstacks necessary for PCB routing??.I have drawn the schematic in Capture imported it to Layout_Plus and autorouted it. But after 3 hours of autorouting...
    Posted to PCB Design (Forum) by bennyn1 on Thu, Sep 2 2010
  • Shape to Route Keepin Spacing

    OrCAD PCB Designer v16.2 I am getting the following DRC error, regarding an auto-generated shape (ground or power pours). I get it on multiple layers with multiple pours: Constraint Name = Shape to Route Keepin Spacing Required Value = 0 MIL Actual Value = 0 MIL Constraint Source = DEFAULT Constraint...
    Posted to PCB Design (Forum) by melview1 on Tue, Feb 23 2010
  • Reviewing the Board files

    Hi All, I have been assigned with a new job of reviewing Board files. Can some one please tell me what and all has to be reviewed form Layout ,Gerber and Design poiint of View. PLease Guide me. Regards, Kingshark
    Posted to PCB Design (Forum) by kingshar on Mon, Feb 1 2010
Page 1 of 1 (5 items)