Home > Community > Tags > PCB layout
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

PCB layout

  • Cline to Anti-Pad distance DRC

    Hi experts, Is there a way to look for clines where the gap/distance between the edge of the cline to edge of the anti-pad is less than the width of the cline? (see attached pic) Then if found, place a DRC marker between the cline and the anti-pad? If there is a way, how do you go about it? Note: The...
    Posted to PCB Design (Forum) by eddieb1 on Thu, Sep 11 2014
  • Great Opportunities in EDA, ARP, Place and Route, Layout, Management and Logic Design

    I have been contacted with some outstanding new opportunities inside a large corporation that has a big presence in Silicon Valley, CA and Austin, TX. We are looking primarily for experts in ECAD, EDA, Place and Route, Layout, etc. There are approximately 30 positions open, which is a welcome sign of...
    Posted to Jobs (Forum) by epeefencer on Tue, Feb 11 2014
  • Seagate, Shrewsbury MA, Full Time, CAD Designer PCB Layout - Allegro

    Seagate Technology is seeking an experienced Sr. Electrical CAD Designer for Printed Circuit Board (PCB) Layout to join our Solid State Drives Development team. The candidate will work in a world class design center with highly experienced individuals focused on cutting-edge storage technologies. This...
    Posted to Jobs (Forum) by VickeyT on Thu, Nov 14 2013
  • Looking for Allegro PCB Designer expert - Contract

    We have a board designed with Cadence Orcad and Allegro PCB Designer. We need to make some modifications on this board and we are looking for someone with Orcad/Allegro PCB Designer experience to do it. This is a contract, location can be anywhere. Please contact me at: mli@tidratec.com
    Posted to Jobs (Forum) by Tidratec on Mon, Oct 14 2013
  • homogenous symbols

    Hi, I am using Homogenous -'parts per package' symbol on my design. i get a netlisting error if i dont connect the power pins present on all the parts. ( for eg. for a HEX inverter IC with 6 parts, the power (#14) & GND (#7) pins are present on all the parts. ) is there a way to avoid connecting...
    Posted to PCB Design (Forum) by marysmita on Thu, Jul 4 2013
  • design tools

    what is the difference between port and off-page connector in orcad? please repli 4 my ques...
    Posted to PCB Design (Forum) by vvlak on Sun, Mar 3 2013
  • Multiple SRAMs 1 data bus

    I am creating a pcb with multiple srams connected to an FPGA on 1 data bus. I intend to clock the srams and the fpga at 150 MHz. I am concerned about what issues will arise when connecting mutliple srams to the same data bus (only 1 sram will have its output enabled at a time). For example should I worry...
    Posted to PCB Design (Forum) by neseroth on Fri, Jan 25 2013
  • Design Entry HDL Training

    Hi there! Is there any training offering for Design Entry HDL here in Philippines? Please let me know. Thanks.
    Posted to PCB Design (Forum) by comet on Thu, Jan 24 2013
  • PCB Design and Layout

    Hi all, I am really stuck in the following problem, please help me... When we import a circuit drawn in the ORCAD Schematic into the ORCAD Layout with necessary Netlist, does the connection integrity (even in cases where the interconnecting lines as seen in the layout as soon as they are imported) is...
    Posted to PCB Design (Forum) by Wonderman on Tue, Nov 20 2012
  • Schematic and Layout

    Thank you for quick reply, but since i am new to orcad I had put the wrong question. So once again I have put the question with the correction, Please reply.... I am designing a PCB using orcad. I put all the components in the schematic and make the connections and I create a netlist and hence the layout...
    Posted to PCB Design (Forum) by Wonderman on Mon, Nov 19 2012
Page 1 of 4 (36 items) 1 2 3 4 Next >