Home > Community > Tags > PCB layout/PCB design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

PCB layout,PCB design

  • design tools
    what is the difference between port and off-page connector in orcad? please repli 4 my ques...
    Posted to PCB Design (Forum) by vvlak on Sun, Mar 3 2013

  • Multiple SRAMs 1 data bus
    I am creating a pcb with multiple srams connected to an FPGA on 1 data bus. I intend to clock the srams and the fpga at 150 MHz. I am concerned about what issues will arise when connecting mutliple srams to the same data bus (only 1 sram will have its output enabled at a time). For example should I worry...
    Posted to PCB Design (Forum) by neseroth on Fri, Jan 25 2013

  • Design Entry HDL Training
    Hi there! Is there any training offering for Design Entry HDL here in Philippines? Please let me know. Thanks.
    Posted to PCB Design (Forum) by comet on Thu, Jan 24 2013

  • PCB Design and Layout
    Hi all, I am really stuck in the following problem, please help me... When we import a circuit drawn in the ORCAD Schematic into the ORCAD Layout with necessary Netlist, does the connection integrity (even in cases where the interconnecting lines as seen in the layout as soon as they are imported) is...
    Posted to PCB Design (Forum) by Wonderman on Tue, Nov 20 2012

  • Allegro 16.6: Easing PCB Design for Multi-Gigabit/Second Signals
    Got a few picoseconds to spare? If you're a PCB designer working with a multi-Gbit/second serial link interface such as PCI Express 3.0 or a DDR memory interface, maybe not. Two new features in the Cadence Allegro 16.6 PCB design solution - announced today (Sept. 25, 2012) at PCB West - aim to help...
    Posted to Industry Insights (Weblog) by rgoering on Tue, Sep 25 2012

  • Edit-Copy generates DRC "Line to thru pin spacing" errors
    Am I missing something on how to make an array of boards? I chose Edit - Copy, provided the spacing I wanted for the boards, the number of boards to create, then clicked "All On" for the "Find" filter. I drew a box around the board, picked my origin, and then placed the new array...
    Posted to PCB Design (Forum) by Icefloe on Thu, Aug 30 2012

  • Greeting to all guys here

    Hello, guys, it is my first time to know you here. This is Jack from SOPPCB TECHNOLOGY in Shenzhen, China, we are a factory to make PCB fabrication and assembly for nearly 10 years. If any one here need to make PCB boards, pls contact me. Jack soppcbtech at gmail dot com SOPPCB
    Posted to PCB Design (Forum) by SOPPCB on Fri, Feb 17 2012

  • Cadence Allegro Contractor Needed
    Quantum CAD is in need of a Cadence Allegro, to work here on site for us for a period of 6 weeks. If your interested can you please call in on 01639 864646. Or send your CV to joseph@quantumcad.co.uk
    Posted to Jobs (Forum) by Joe Perry on Thu, Nov 17 2011

  • Orcad 16.2 Create Netlist
    Hi, I recently installed Orcad 16.2 on windows xp, and when in orcad capture there are no menus under tools. Has anyone seen this before, or know how to fix it? Thanks in advance. Martyn
    Posted to PCB Design (Forum) by Martyn91 on Fri, Oct 21 2011
Page 1 of 1 (9 items)