will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > PCB Layout and routing
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

PCB Layout and routing

  • back annotate from allegro(pcb) to orcad(schematic)

    Hi all, can I back annotate net from allegro(ver16.0) brd file to orcad schematic. I have a connector in layout which I can rout as "best rout" but it is very difficult and lengthy process to rout in pcb and then assign ports in schematic manually. Before allegro we use Pcad. In Pcad we can...
    Posted to PCB Design (Forum) by pakistan on Fri, Jan 30 2009
  • Problem loading skill files

    Hi I am new to allegro and I never use any skill file in it I studied it in the forum and try it to load but I have some problems. I want to use logoMaker when I load it in the pcb editor it shows this message in command window Command > skill load("") function logoMaker_start...
    Posted to PCB Design (Forum) by pakistan on Mon, Jan 26 2009
  • How can I do in do files to match the length of differential pairs?

    Dear ladies and Gentlemen: I use Specctra Autorouter 15.0. It's very nice. Thank you for your creative work. But I have some questions in using it. It's easy to match the length of a bus. For example, I can use this command in do file: define (class address A0 A1 A2 A3 A4 A5 A6 A7), circuit class...
    Posted to PCB Design (Forum) by hg527 on Tue, Jan 13 2009
  • What's Good About The SPB16.2 PCB SI Release? Full Wave Field Solver!

    The SPB16.2 PCB SI release now contains the Electromagnetic Solution 2D Full Wave field solver (EMS2D). High density interconnect on PCB and packaging designs with signal switch rates over 5 Gpbs require model characterizations that can support frequency ranges from DC up to THz. Within this wide spectrum...
    Posted to PCB Design (Weblog) by Jerry GenPart on Wed, Jan 7 2009
  • Re: OrCad Layout To Cadence Translator

    If u want to translate or import an orcad layout file to cadence SPB.16/allegro tools, there is a hotfix available with the cadence software package, if not check with the cadence local tech support. However some modification might required for the footprints. regards, rinj
    Posted to PCB Design (Forum) by rinj on Tue, Dec 16 2008
  • Promotion--$60 for 10pcs PCB samples!

    Dear Sir or Madam, We have a good chance for PCB desingner. Please contact us immediately at We have a promotion for you. You can get 10pcs PCB with a $60 cost. Hope it will useful to you. Ditek Electronics Limited is a professional manufacturer that offers precision double sided and...
    Posted to PCB Design (Forum) by Simon Wong on Sun, Nov 23 2008
  • Re: Part Developer Symbol Editor will not display grid.

    Okay, I "think" I've figured out some of these things. My environment variables were set correctly, but the program still would "see" the footprint. I had to type in the footprint within parenthesis in the "Alt Footprint" box to get my footprint into the Part Developer...
    Posted to PCB Design (Forum) by admin on Fri, Oct 24 2008
  • Part Developer Symbol Editor will not display grid.

    Two main questions in this post: How do I get the symbol grid to display in Part Developer? How do I attach my own custom PCB footprint to schematic symbol? I'm using Cadence 15.2 and I am in the Allegro PCB Design HDL 220 : Part Developer. All the tutorials and PDF's I've been reading show...
    Posted to PCB Design (Forum) by admin on Fri, Oct 24 2008
  • Help to make a partial vias replacement

    Hi, I've a a bareboard with 9000 vias (all same type) and I need to change (padstack name) only the vias with test-point property assigned (2500). Is it possible in cadence (ver. 15.7) make a partial replacement (other options besides to symbol, pin, refdes, nets) ? Have you any idea? Thanks a lot...
    Posted to PCB Design (Forum) by Cris on Fri, Oct 24 2008
  • How to use skill file in allegro

    Hi All, Can anyone explain me how to use skill file in allegro ? Thanks in advance. Kingshar
    Posted to PCB Design (Forum) by kingshar on Wed, Oct 15 2008
Page 12 of 14 (133 items) « First ... < Previous 10 11 12 13 14 Next >