Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> OrCad
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
OrCad
"capture CIS"
"PCB design"
16.2
16.3
16.5
16.6
Allegro
Allegro 16.3
Allegro 16.5
Allegro 16.6
Allegro Design Entry
Allegro PCB Editor
Allegro PCB SI
AMS
application note
applications
Appnote
apps
Cadence
capture
Capture 16.5
Capture CIS
Capture CIS'
Capture-CIS
Constraint Manager
design
Design Entry
Design Entry CIS
Design Reuse
electrical constraints
EMA EDA
Fang
Footprint
FPGA
FPGA System Planner
Grzenia
hierarchical schematics
High Speed
IBIS
IC package technology
IC Packaging
IC Packaging * SiP Design
IC Packaging and SiP Design
Industry Insights
install
installation
layout
Librarians
libraries
Library
Manufacturing Data
Marketplace
model
netlist
OrCAD 16.3
OrCAD Capture
orcad Capture allegro netlist 16.3 16.2
orcad capture allegro PCB interactive link
ORCAD Capture CIS variants
OrCAD Capture Marketplace
OrCAD online store
OrCAD PCB Editor
OrCADapps
package
PCB
PCB Capture
PCB design
PCB Designer
pcb editor
PCB layout
PCB Layout and routing
PCB SI
PCB Signal integrity
PCIe
PDN
PI
place manual
power integrity
PowerSI
Pspice
Schematic
SI
SI analysis and modeling
signal integrity
Signal Intregrity
Sigrity
SigXP UI
simulation
SPB
SPB 16.3
SPB16.2
SPB16.3
SPB16.5
specctra
Speed2000
Student
Team OrCAD
transmission lines
troubleshooting
windows 7
What’s Good About OrCAD Apps? You Can Try Them for Free!
The introduction of Apps in the new Cadence OrCAD Capture Marketplace in the 16.5 release brings a new level of feature customization to the designer in a proven, successful, delivery model. But what does this “design by plug-in” or “app-based” model really mean for users? Apps...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Dec 20 2011
How to change the X and Y axis in OrCAD Probe?
I want to plot beta (current gain) with collector current in Probe window. I got different values of collector current for different values of the base current. But I don't know how to Beta vs Collector current graphically. How to do that? Thanks in advance.
Posted to
PCB Design
(Forum)
by
iVenky
on Mon, Dec 5 2011
What's Good About Graphical Operation Locking in Capture? You Can Easily Do This in 16.5!
A schematic page often contains a large number of different types of objects like parts, pins, buses, wires. Designers often need to perform operations like adding new objects, changing object properties, moving, constructing and deleting objects. All these operations require extensive user interaction...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Nov 29 2011
Re: Can't place parts in Orcad PCB... Solved! :-)
Thanks to NordCad for the solution! You/I should be seeing check boxes to the left of refdes in the manual placement dialogue box! I didn't. It seems this is a issue with Windows 7. The text of the dialogue boxes is a bitmapped font - and the default Windows 7 fonts scales the text "over"...
Posted to
PCB Design
(Forum)
by
N i z e
on Fri, Nov 4 2011
Can't place parts in Orcad PCB... :-( Hint appreciated! :-)
I'm running an old Orcad Capture/PCB 16.2 - and have obviously been away from it too long! I can netlist (with the usual renaming warnings) and open the netlist in Orcad PCB. I get a (correct) list of parts when I go to Place/Manually - but there's no Quickview preview and I can't place anything...
Posted to
PCB Design
(Forum)
by
N i z e
on Fri, Oct 28 2011
Re: cdsnameserver malware?
I know this is an old post, but I have around 135 instances of cdsnameserver.exe in the task manager processes at 4700k memory each I imagine it's what's really slowing down Allegro. Can I just kill these processes? Why are there so many running? Thanks in advance...
Posted to
Cadence Academic Network
(Forum)
by
Grue42
on Wed, Sep 21 2011
What's Good About Net Groups in Capture? Check Out the 16.5 Release and See!
A NetGroup is a collection of nets. The nets in a NetGroup can be scalar, vector or a combination of both. You can create a NetGroup that consists only of nets (like a bus). You can also create a NetGroup that consists of nets (scalar and/or vector), consists of buses, and consists of other NetGroups...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Sep 13 2011
Expert Q&A: How to Succeed with High-Speed Digital PCB Design
Printed circuit board design isn't what it used to be. To successfully design today's high-speed boards, designers must understand transmission lines, signal integrity, crosstalk, power delivery, differential signaling, and electromagnetic interference (EMI). In the following Q&A interview...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Tue, Sep 13 2011
Re: cdn_sfl401as.dll was not found while launching Orcad V16.3
Update... I forgot to mention I'm running WinXP Pro SP3. I found a work-around for this problem :-). I had to add the path to where cdn_sfl401as.dll was residing (C:\Cadence\SPB_16.3\tools\bin). I added it by going to control panel-> click on the Advanced tab-> then click on Environment Variables...
Posted to
PCB Design
(Forum)
by
tcmoore
on Wed, Jul 27 2011
cdn_sfl401as.dll was not found while launching Orcad V16.3
Has anyone else seen this error? We installed Orcad V16.3, including the hotfix, yesterday, and it was working just fine. I came in today and tried to launchOrcad Capture CIS, I get the following error window: This application has failed to start because cdn_sfl401as.dll was not found. Re-Installing...
Posted to
PCB Design
(Forum)
by
tcmoore
on Wed, Jul 27 2011
Page 4 of 9 (82 items)
« First
...
< Previous
2
3
4
5
6
Next >
...
Last »