Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> OrCad Capture
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
OrCad Capture
"capture CIS"
"PCB design"
.brd Viewer
.psm
0402
13
15.7
16
16.01
16.2
16.3
16.5
16.5 start page orcad capture
16.6
16.6 routing
allegro
Allegro 16.3
Allegro 16.5
Allegro 16.6
Allegro Design Entry
Allegro PCB Editor
Allegro System Architect (ASA)
AMS
AMS simulation
application note
applications
Appnote
ASA
Cadence
Capture
Capture CIS
Capture CIS'
Capture-CIS
CDNLive
ConceptHDL
Constraint Manager
Convergence
Cset
customer support
data management
dc
dc analysis
DEHDL
design
design data management
Design Entry
Design Entry CIS
Design Entry HDL
Design Reuse
Differential Pair Support
Digital SiP design
download
EDA360
edit symbol
electrical constraints
Footprint
Front-end PCB design
Grzenia
HDI
High Speed
High Speed design
High-Density Interconnect
IBIS
Industry Insights
layout
Librarians
libraries
Library
Library and design data management
Marketplace
OrCAD
OrCAD 16.3 16.5 Installation
OrCAD Capture Marketplace
OrCAD online store
OrCAD PCB Editor
OrCADapps
PCB
PCB Capture
PCB design
pcb editor
PCB Layout and routing
PCB SI
PCB Signal and power integrity
PCB Signal integrity
PSpice
Schematic
schematics
SI analysis and modeling
Signal Intregrity
SigXP UI
simulation
SPB
SPB 16.3
SPB16.01
SPB16.2
SPB16.3
SPB16.5
symbol
symbols
webinar
What's Good About Cadence Online Support Product Pages? – Check Out This List!
I wrote about the new Cadence Online Support features in one of my blog posts last year. One of our Silicon Package Board (SPB) Customer Support AEs suggested that I include the Cadence Online Support Product Page URL whenever I write about a specific product’s feature. I will be doing that --...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Mar 2 2011
Re: netlist generation w/ Orcad 16.2 vs 16.3
Based on large number of customer requests - The netlist flow was enhanced and restrictions on pin names were removed in 16.3 ISR. Only the following are treated as illegal - 1. Leading and trailing spaces 2. ‘!’ and ‘ ( single quote)
Posted to
PCB Design
(Forum)
by
paragc
on Thu, Jan 27 2011
Creating Interconnection Cables/Custom Net Lists
Hello, my company uses OrCAD 16.3 mainly for interconnecting components supplied by another company. We aren't using it for its logic control or compatibility with other programs. It's enough for us to connect pins to pins (with customized parts) to create an interconnection diagram. So, I need...
Posted to
PCB Design
(Forum)
by
MadeInTheUSA
on Thu, Dec 23 2010
What's Good About Capture Intersheet References? The Secret's in the SPB16.3 Release!
The SPB16.3 release of OrCAD Capture now allows you to create intersheet references on flat designs, simple designs, and complex hierarchical designs. Design navigation in Capture now also includes a signal navigation feature to navigate through the connected signals on a design. This feature allows...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Dec 8 2010
selecting part in capture
hi , can any one tell me how to select part max7000 ic in capture place part section. thankyou
Posted to
PCB Design
(Forum)
by
rakeshnettem
on Fri, Oct 29 2010
CIS Database "Value" not visible
I've recently updated to 16.3. I have also recently created a new CIS database and now it seems that the "VALUE" from the database is not being placed on the schematic with the part by default. I can go into each instance of the part and correct this but this is not very efficient. How...
Posted to
PCB Design
(Forum)
by
mdub
on Wed, Oct 6 2010
OrCAD
Dear Sir/Mam, I am Himanshu form CADD Centre New Delhi, I have problem with complex hierarchy ports & hierarchy blocks what is the right process to place the Left port & right port. And what is the difference between simple hierarchy & complex hierarchy. Thanx & Regards Himanshu Goswami...
Posted to
PCB Design
(Forum)
by
Himanshu
on Tue, Sep 21 2010
What's Good About Capture Objects Look and Feel? You Can Change Them in SPB16.3!
The SPB16.3 release of Allegro Design Entry CIS (known as Capture) has some cool new features! You can now change the look and feel of a wire or a net on a schematic page by changing the color, line style or line width. Also, Capture now allows you to alter the look and feel of the hierarchal block to...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Aug 25 2010
What's Good About Browsing For Power Pins in Capture? It's In SPB16.3!
The SPB16.3 release of Allegro Design Entry CIS (Capture) now allows you to browse power pins in your design. In Capture, most of the design’s power pins are invisible, which makes it difficult to find power pins. The new "browse power pins" capability will help you find the pins faster...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, May 25 2010
Re: Capture CIS netlist error to PCB Editor
I had a need for a dual op-amp, the usual dual 8-pin SOIC type, the usual pinout... So I selected the 1458 op-amp graphic and simply renamed it. Now, trying to netlist, I get the error of "duplicate pin 4" which is GND of type POWER. So it seems that I am following the suggestion above, but...
Posted to
PCB Design
(Forum)
by
otto9otto
on Tue, Mar 23 2010
Page 4 of 6 (56 items)
« First
...
< Previous
2
3
4
5
6
Next >