Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> OrCAD
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
ARM
Custom IC Design
DAC
Digital Implementation
e
EDA360
encounter
ESL
Functional Verification
Incisive
industry insights
Logic Design
Low power
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
SystemVerilog
TLM
UVM
verification
Virtuoso
Browse All Tags
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
OrCAD
"capture CIS"
"PCB design"
16.2
16.3
Allegro
Allegro 16.3
Allegro 16.5
Allegro Design Entry
Allegro PCb
Allegro PCB Editor
applications
apps
BGA design package symbol renumber
blogging
blogs
Brian Fuller
bug
Capture
Capture 16.5
Capture CIS
Capture CIS'
Capture-CIS
CDNlive
CDNLive!
cdsnameserver
cdsnameserver.exe
Component Information Portal (CIP)
design
Design Entry
Design Entry CIS
Design Reuse
electrical constraints
electromagnetic
EMA EDA
EMC
EMI
Excellon format Database units accuracy NC artwork
export
Facebook
failure
file extension
Find command
Find result
flat schematics
Flow Planner
font
Footprint
format symbols
FPGA
FPGA System Planner
FPGA-PCB Co-Design
FSP
GRE
Hanson
HDI
hierarchical schematics
hierarchy
high speed
High-Density Interconnect
IC package technology
IC Packaging
IC Packaging * SiP Design
IC Packaging and SiP Design
Industry Insights
install
installation
layout
Librarians
Library
Manufacturing Data
Marketplace
OrCAD 16.3
OrCAD Capture
orcad Capture allegro netlist 16.3 16.2
OrCAD Capture Marketplace
OrCAD online store
OrCAD PCB Editor
OrCADapps
PCB
PCB Capture
PCB design
pcb editor
PCB layout
PCB Layout and routing
place manual
Pspice
pspice 16.3
PSpice 9.1
Schematic
SI
signal integrity
SPB
SPB 16.3
SPB16.3
SPB16.5
symbols
Team OrCAD
troubleshooting
webinar
windows 7
What's Good About OrCAD Capture’s Find Result Report? Look to SPB16.5 and See!
The OrCAD Capture 16.5 release now has a method to generate a report (in CSV or HTML format) for the results from the Find command. Read on for more details… After you execute the Find command on a design, you can generate a report (in CSV or HTML format) for the results from the Find command...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Mon, Apr 23 2012
Smart Pdf Generation
I am trying to understand the tcl PDF generation scripts (so that I might modify them in the future). I see the following functions in the code that I cant see to find the source or any documantation on: CapPdfAddMarkStart CapPdfAddMarkEnd CapPdfPrint Can anyone provide any pointer to the source or information...
Posted to
Feedback, Suggestions, and Questions
(Forum)
by
wasspaul
on Tue, Apr 10 2012
What’s Good about OrCAD Apps? Symbol and Footprint Creation Just Got a Lot Easier!
Creating the symbols and footprints necessary to complete your designs can be a difficult task. Many designers utilize manual processes that are becoming unfeasible with the growing complexity of both the designs and the components used. Secondarily, manual processes are often error prone and provide...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Feb 21 2012
What's Good About Capture’s Placement Report? Look to SPB16.5 and See!
The 16.5 release of OrCAD Capture includes the ability to generate a report with X and Y locations of the placements of the parts on a schematic. During the process of schematic validation or testing, you may need to know the co-ordinates of each part that has been placed in the schematic. You can now...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Feb 21 2012
Greeting to all guys here
Hello, guys, it is my first time to know you here. This is Jack from SOPPCB TECHNOLOGY in Shenzhen, China, we are a factory to make PCB fabrication and assembly for nearly 10 years. If any one here need to make PCB boards, pls contact me. Jack soppcbtech at gmail dot com SOPPCB
Posted to
PCB Design
(Forum)
by
SOPPCB
on Fri, Feb 17 2012
Free Techtorials for Allegro and OrCAD users – PCB Planning, Signal Integrity
If you're an IC packaging or PCB designer, there's a free one-day event just for you at the Cadence San Jose, California headquarters March 15, 2012. Coming one day after CDNLive! Silicon Valley , the event will feature product/technology roadmaps, an interactive roundtable discussion, and half...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Thu, Feb 16 2012
Cannot create netlist, CIS 16.3, Win7
My work group runs OrCAD with success, and I have also. But my installation stopped producing netlists. Symptoms are: Create Netlist Netlist files directory value is not persistent -- I have to re-enter it. Same for location of allegro.cfg. Press OK, system is busy for about a second, and then nothing...
Posted to
PCB Design
(Forum)
by
drteeter
on Mon, Feb 13 2012
orcad 16.3 error "Pspice AD not Found"
please follow link http://www.cadence.com/Community/forums/p/21329/1306995.aspx#1306995 please help.. my orcad is licenced version.......... but not able to simulate
Posted to
PCB Design
(Forum)
by
Karthick B
on Sat, Feb 4 2012
Re: Slow Network Licence cadence 16.5
Hi, I have some updates regarding my problem: - it looks like that the problem is the antivir software from avira the only way that i found out to get orcad 16.5 running proper with a fast (t=~ms) license request form the licence server is: - remove and install my system (Win 7) completely...
Posted to
PCB Design
(Forum)
by
blaenks
on Thu, Jan 12 2012
Re: Problem with ORCAD 16.3 - PSPICE toolbar is disabled
Hi Sardis, You need to start your capture program once with Administrative privileges to get the the simulation buttons active. Right click the program, "Run as Administrator". Thereafter you can invoke the program as normal user. Hope this helps. Thanks, Le
Posted to
Cadence Academic Network
(Forum)
by
LeJonT
on Thu, Dec 29 2011
Page 1 of 7 (62 items) 1
2
3
4
5
Next >
...
Last »