Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> OrCAD PCB Editor
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
OrCAD PCB Editor
"capture CIS"
"PCB design"
16
16.2
16.3
16.5
16.6
ADW
Allegro
Allegro 16.2
Allegro 16.3
Allegro 16.5
Allegro 16.6
Allegro Design Entry
Allegro PCb
Allegro PCB Design XL
Allegro PCB Editor
Allegro PCB SI
Allegro performance
Allegro System Administration
Allegro System Architect (ASA)
AMS
AMS simulation
APD
application note
applications
Appnote
Appnotes
ASA
BGA design package symbol renumber
Capture
capture 16.3
Capture 16.5
Capture CIS
Capture-CIS
CDNLive
ConceptHDL
Constraint Manager
cost
customer support
dbdoctor
DEHDL
design
Design Entry
Design Entry CIS
Design Entry HDL
Differential Pair Support
Digital SiP design
download
dra
Drill holes
drill holes DRC
dxf
DXF Import
Excellon format Database units accuracy NC artwork
export
extracta
Footprint
format symbols
FPGA
FPGA System Planner
FPGA-PCB Co-Design
Front-end PCB design
Gerber
HDI
High-Density Interconnect
layers
layout
Library
Library and design data management
Manufacturing Data
net names
Online Support
Orcad
OrCAD 16.3 16.5 Installation
OrCAD 16.5
OrCAD Capture
OrCAD Capture 16.5
orcad Capture allegro netlist 16.3 16.2
Orcad Layout
package symbol
PCB
PCB Capture
PCB design
PCB Designer
pcb editor
PCB layout
PCB Layout and routing
PCB Signal and power integrity
place manual
Schematic
shape
SKILL
SPB
SPB16.01
SPB16.2
SPB16.3
SPB16.5
Translate
Windows 7
Custom function on PCB Editor
How can can i start to create my own function in PCB Editor? what i mean is like create new menu bar with my own funtion?
Posted to
PCB Design
(Forum)
by
Luqman Hakim
on Tue, Sep 20 2011
Is the full featured EXTRACTA available in Orcad pcb designer standard?
Hello, I have Hyperlynx for simulation but it requires EXTRACTA to convert a .brd Allegro file to a .hyp file. Does anyone know if the full featured EXTRACTA is available in Orcad pcb designer standard? The reason I ask is because I do not do any PCB design at all. Therefore I would like the lowest cost...
Posted to
PCB Design
(Forum)
by
Raull
on Thu, Aug 25 2011
Re: RE: When I move a component with already routed traces...
It works!!! Thank you, George and keep in touch! Gigy
Posted to
PCB Design
(Forum)
by
Gigy
on Wed, May 25 2011
When I move a component with already routed traces...
Hi! In Allegro/Orcad PCB Editor, when I move a component with already routed traces, is it possible to move dynamically the routed traces? As I see, the CAD enviroment removes the last cline segments keeping only the PCB connections (unrouted nets)... Thank you in advance! Gigy
Posted to
PCB Design
(Forum)
by
Gigy
on Wed, May 25 2011
"Library Manager" and details for Component Symbols (PCB Footprints) with Allegro/Orcad PCB Editor
Hello, I know that there is no special viewer within Allegro/Orcad PCB Editor for viewing Component Symbols (PCB Footprints) (as the obsolite Orcad PCB Layout Plus had as Library Manager). HOW CAN I SEE AND INVESTIGATE FOR ALL THE DETAILS THE LIBRARY OF Component Symbols (PCB Footprints)? I was told...
Posted to
PCB Design
(Forum)
by
Gigy
on Tue, May 24 2011
Differential Pair specification in Orcad PCB Editor 16.0
Hi everyone, Is there any possibility to specify a differential pair in Orcad PCB Editor16.0. I could not find any option regarding this in the older version. Thanks & Regards, Jeswanth
Posted to
PCB Design
(Forum)
by
jessu123
on Mon, May 16 2011
Opening Allegro PCB Editor 16.3 .brd file in Orcad PCB Editor16.0
Hello all, Can anyone please tell me the way to open 16.3 version board file in 16.0 version Regards, Jeswanth
Posted to
PCB Design
(Forum)
by
jessu123
on Thu, May 12 2011
orcad 16.3
Hi,I am angurj.S working Orcad 16.3. I have some problem using orcad 16.3 capture to PCB editor(Layout). In capture,Every single connection or component change.Every time i run the tools --> create netlist ---> PCB Editor window,then from starting itself i placing the component once again. In capture...
Posted to
PCB Design
(Forum)
by
DEAN1984
on Thu, Apr 14 2011
TestPrep in OrCAD PCB Editor
Ahoy there, I'm using OrCAD PCB Editor to create ICT testpoint. I'm trying to create a report to print net name with its associate testpoint so I can see which nets have testpont and which hasn't. How can I mark nets that already have testpoint in the DSN, so when I run testprep with "Add...
Posted to
PCB Design
(Forum)
by
Alfandari
on Wed, Apr 13 2011
[Solved] Allegro PCB Editor 16.3: Modifying Shapes
Hello, Does anyone know if there is a way to modify the coordinates of an already placed shape in Allegro? For example, changing the coordinates that define a rectangle. The most I've been able to find is right clicking the selected shape and clicking "Show Element". This brings up a text...
Posted to
PCB Design
(Forum)
by
ScottG
on Thu, Apr 7 2011
Page 3 of 7 (66 items)
< Previous
1
2
3
4
5
Next >
...
Last ยป