Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> OrCAD PCB Editor/16.3
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
OrCAD PCB Editor,16.3
16
16.2
16.5
allegro
Allegro PCb
Allegro PCB Editor
Cadence 16.5
capture 16.3
Capture 16.5
dbdoctor
dra
Footprint
Gerber
layers
layout
Library and design data management
Manufacturing Data
net names
Orcad
OrCAD 16.3 16.5 Installation
OrCAD 16.5
OrCAD Capture 16.5
orcad Capture allegro netlist 16.3 16.2
Orcad Layout
PCB
PCB design
pcb editor
PCB Layout and routing
PCB Signal and power integrity
planes
report
route
shape
solder mask
testpoint
text
thermal relief
track width
how to refresh the .brd file in OrCAD PCB Editor?
Hi.. Can any provide the solution to refresh the ratsnet in editor.Me had tried many times to find the command. But I can't found that.When i enter the refresh command that time the ratsnet connection will be changed to near by point in Layout(*.Max). But now in Editor i cant find the proper solution...
Posted to
PCB Design
(Forum)
by
Dhamodharann
on Sat, Dec 29 2012
Setup Test Sizes - template
I understant how to change test characteristics using Setup>Design Parameters>Text>Setup Text Sizes. Is there a way to import and Export the settings that are entered into the texts sizes table?
Posted to
PCB Design
(Forum)
by
crunch
on Fri, Sep 7 2012
When I move a component with already routed traces...
Hi! In Allegro/Orcad PCB Editor, when I move a component with already routed traces, is it possible to move dynamically the routed traces? As I see, the CAD enviroment removes the last cline segments keeping only the PCB connections (unrouted nets)... Thank you in advance! Gigy
Posted to
PCB Design
(Forum)
by
Gigy
on Wed, May 25 2011
"Library Manager" and details for Component Symbols (PCB Footprints) with Allegro/Orcad PCB Editor
Hello, I know that there is no special viewer within Allegro/Orcad PCB Editor for viewing Component Symbols (PCB Footprints) (as the obsolite Orcad PCB Layout Plus had as Library Manager). HOW CAN I SEE AND INVESTIGATE FOR ALL THE DETAILS THE LIBRARY OF Component Symbols (PCB Footprints)? I was told...
Posted to
PCB Design
(Forum)
by
Gigy
on Tue, May 24 2011
orcad 16.3
Hi,I am angurj.S working Orcad 16.3. I have some problem using orcad 16.3 capture to PCB editor(Layout). In capture,Every single connection or component change.Every time i run the tools --> create netlist ---> PCB Editor window,then from starting itself i placing the component once again. In capture...
Posted to
PCB Design
(Forum)
by
DEAN1984
on Thu, Apr 14 2011
TestPrep in OrCAD PCB Editor
Ahoy there, I'm using OrCAD PCB Editor to create ICT testpoint. I'm trying to create a report to print net name with its associate testpoint so I can see which nets have testpont and which hasn't. How can I mark nets that already have testpoint in the DSN, so when I run testprep with "Add...
Posted to
PCB Design
(Forum)
by
Alfandari
on Wed, Apr 13 2011
[Solved] Allegro PCB Editor 16.3: Modifying Shapes
Hello, Does anyone know if there is a way to modify the coordinates of an already placed shape in Allegro? For example, changing the coordinates that define a rectangle. The most I've been able to find is right clicking the selected shape and clicking "Show Element". This brings up a text...
Posted to
PCB Design
(Forum)
by
ScottG
on Thu, Apr 7 2011
3D view
Hello, I am trying to use the 3D view and ultimately IDF out, in PCBE. I have a "height" property set from capture, and the allegro.cfg modified with "Height=Yes" After I netlist in I can do a "show element" and see that the properties "HEIGHT" and "PACKAGE_HEIGHT_MAX"...
Posted to
PCB Design
(Forum)
by
Flapjack64
on Sat, Feb 12 2011
importing files into orcad 16.3 editor
does anyone know if you can import a usable board outline with mounting holes from solidworks into orcad 16.3 editor?
Posted to
PCB Design
(Forum)
by
tahoe3
on Mon, Nov 22 2010
procedure for gerber file/plot generation of specific layers - OrCAD PCB editor 16.3
I have designed a very first circuit board using OrCAD PCb editor 16.3. I wish to generate outputs of the following layers: 1. Top layer, 2. Bottom layer, 3. Silkscreen top layer, 4. Soldermask top layer, 5. Soldermask bottom layer, 6. Drill drawing (location), and 7. Drill drawing (symbol and drill...
Posted to
PCB Design
(Forum)
by
CAT8024
on Wed, Sep 22 2010
Page 1 of 2 (16 items) 1
2
Next >