Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> OrCAD Capture/Design Entry CIS/OrCAD
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
The Fuller View Blog
All Blog Categories
Popular Tags
Allegro
ARM
cadence
DAC
Digital Implementation
e
EDA360
encounter
ESL
functional verification
Incisive
industry insights
IP
Low power
mixed-signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
OrCAD Capture,Design Entry CIS,OrCAD
"capture CIS"
"PCB design"
16.5
16.6
16.6 routing
ADW
Allegro
Allegro 16.2
Allegro 16.3
Allegro 16.5
Allegro 16.6
Allegro Design Entry
Allegro PCB Editor
Allegro PCB SI
AMS
APD
application note
applications
Appnote
ASA
Capture
Capture CIS
Capture CIS'
Capture-CIS
Component Information Portal (CIP)
ConceptHDL
constraint databases
Constraint Manager
Constraint-driven PCB Design flow
constraints
customer support
data management
DEHDL
design
design data management
Design Entry
Design Entry HDL
Design Reuse
Digital SiP design
electrical constraints
Find command
Find result
FPGA
FPGA System Planner
FPGA-PCB Co-Design
FSP
GRE
Grzenia
High Speed
IBIS
IC Packaging
intersheet
layout
Librarians
Library
Marketplace
object placing
OrCAD Capture Marketplace
OrCAD online store
OrCAD PCB Editor
OrCAD PCB SI
OrCAD reports
OrCADapps
PCB
PCB Capture
PCB design
PCB design"
PCB Editor
PCB Layout and routing
PCB PI
PCB SI
PCB Signal and power integrity
PCB Signal integrity
pin swap
pinswap
relational tables
routing
Schematic
SCM
SI
SI analysis and modeling
signal integrity
Signal Intregrity
SigWave
SigXP UI
SiP
Smoke Analysis
Social Networking
SPB
SPB 16.3
SPB16.01
SPB16.2
SPB16.3
SPB16.5
Specctra
Support
swap
Team OrCAD
webinar
Windows 7
What's Good About OrCAD Capture’s Signal Integrity Flow? The Secret's in the 16.6 Release!
With the 16.6 release, you now have the capability of utilizing the PCB SI tools (SigXP) to work with topologies and constraints in the OrCAD Capture environment. Capturing constraints early in design cycle is important for the following reasons: Quality challenges as the design cycle for any PCB product...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Feb 19 2013
Customer Support Recommended – Pin Swapping in Allegro Design Entry CIS and PCB Editor
Placement and routing have always been an integral part of printed circuit board design. The productivity of the product is often (if not always) achieved best if the PCB has a proper placement of the components and effective routing to support the placement. With the increased complexity of the designs...
Posted to
PCB Design
(Weblog)
by
Naveen
on Wed, Jan 9 2013
What's Good About OrCAD Capture’s Find Result Report? Look to SPB16.5 and See!
The OrCAD Capture 16.5 release now has a method to generate a report (in CSV or HTML format) for the results from the Find command. Read on for more details… After you execute the Find command on a design, you can generate a report (in CSV or HTML format) for the results from the Find command...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Mon, Apr 23 2012
What’s Good About OrCAD Apps? You Can Try Them for Free!
The introduction of Apps in the new Cadence OrCAD Capture Marketplace in the 16.5 release brings a new level of feature customization to the designer in a proven, successful, delivery model. But what does this “design by plug-in” or “app-based” model really mean for users? Apps...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Dec 20 2011
What's Good About Graphical Operation Locking in Capture? You Can Easily Do This in 16.5!
A schematic page often contains a large number of different types of objects like parts, pins, buses, wires. Designers often need to perform operations like adding new objects, changing object properties, moving, constructing and deleting objects. All these operations require extensive user interaction...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Nov 29 2011
What's Good About Capture CIS Relational Tables? SPB16.3 Has a Few New Enhancements!
If you have defined relational fields in your Allegro Design Entry CIS configuration, you can now include the relation fields in your CIS Bill Materials. When you include relational data in your reports, you can also decide how you want this data displayed. So you can choose to display the relational...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Apr 13 2011
What's Good About Capture OLE Object Placing? You Can Easily Do This in SPB16.3!
Object Linking and Embedding ( OLE ) support in SPB16.3 Allegro Design Entry CIS (or Capture) allows you to embed or link an object on your schematic page. The object types that you are allowed to embed or link are defined by the applications and files available on your computer. This feature allows...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, Mar 15 2011
What's Good About Cadence Online Support Product Pages? – Check Out This List!
I wrote about the new Cadence Online Support features in one of my blog posts last year. One of our Silicon Package Board (SPB) Customer Support AEs suggested that I include the Cadence Online Support Product Page URL whenever I write about a specific product’s feature. I will be doing that --...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Mar 2 2011
What's Good About Capture Intersheet References? The Secret's in the SPB16.3 Release!
The SPB16.3 release of OrCAD Capture now allows you to create intersheet references on flat designs, simple designs, and complex hierarchical designs. Design navigation in Capture now also includes a signal navigation feature to navigate through the connected signals on a design. This feature allows...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Wed, Dec 8 2010
What's Good About Browsing For Power Pins in Capture? It's In SPB16.3!
The SPB16.3 release of Allegro Design Entry CIS (Capture) now allows you to browse power pins in your design. In Capture, most of the design’s power pins are invisible, which makes it difficult to find power pins. The new "browse power pins" capability will help you find the pins faster...
Posted to
PCB Design
(Weblog)
by
Jerry GenPart
on Tue, May 25 2010
Page 1 of 1 (10 items)