Home > Community > Tags > OVM/multi-core/SystemVerilog/Functional Verification
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

OVM,multi-core,SystemVerilog,Functional Verification

  • Infinite Playbook for the Verification Superbowl

    Its 4th and long, you're down by six, the clock is running out, and you are wary of a bug-blitz. What play do you call? With new approach defined by Silicon Realization, the updated Incisive Enterprise Simulator provides the new capabilities to finsh your drive, route the bugs, and win the verification...
    Posted to Functional Verification (Weblog) by Team genIES on Mon, Jan 10 2011
  • Verification is a Sprint and a Marathon!

    Verification engineers have updated an old adage to discribe their projects: Verification is both a sprint and a marathon! We need to optimize everything from single simulation runs to the complete suite of regression tests and every task in between. Cadence answered that comprehensive call in the Performance...
    Posted to Functional Verification (Weblog) by Adam Sherilog on Wed, Sep 30 2009
Page 1 of 1 (2 items)