Home > Community > Tags > OVM
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

OVM

  • Snapshots From Day 0 of DAC 2010

    Below are some snapshots of some "day 0" events, and last minute DAC preparations. Evidence of growing SystemC tide: it was an amazingly beautiful Sunday here in Anaheim -- perfect beach weather. However, ~50 creators & integrators were hunkered down taking notes at the NASCUG meeting....
    Posted to Functional Verification (Weblog) by jvh3 on Sun, Jun 13 2010
  • The Future of OVM, VMM, and UVM

    In my last blog , I took a look back at the history of how we got to the first delivery of UVM. Now, let's take a look forward. Over the past week since UVM was released, and Cadence opened the UVMWorld portal to support the new UVM Community and ecosystem, I have seen a number of customers asking...
    Posted to Functional Verification (Weblog) by mstellfox on Mon, May 24 2010
  • UVM World Community Site Now Available!

    Yesterday morning, the verification world was buzzing with the first release of the Universal Verification Methodology (UVM) standard library and documentation from Accellera. This represents a major milestone for Accellera as well as for the EDA industry, since it is the first time that all the major...
    Posted to Functional Verification (Weblog) by tomacadence on Tue, May 18 2010
  • UVM - 10 Years in the Making ...

    In case you the missed the news today, the Accellera VIP TSC released the first version of the Universal Verification Methodology (UVM). This represents a significant achievement on the part of the TSC as it is the first standard SystemVerilog Base-Class Library and Methodology. While there has been...
    Posted to Functional Verification (Weblog) by mstellfox on Mon, May 17 2010
  • Initial Release of the UVM Now Available!

    As Richard Goering just reported , the Accellera VIP Technical Subcommittee (TSC) this morning posted the first release of the Universal Verification Methodology (UVM), tagged "1.0 Early Adopter" since there is a bit of new technology beyond the OVM 2.1.1 baseline. This is great news for the...
    Posted to Functional Verification (Weblog) by tomacadence on Mon, May 17 2010
  • UVM 1.0 EA Is Available – What This Means To You

    A milestone in functional IC verification was reached today (May 17, 2010) as Accellera released the Universal Verification Methodology (UVM) version 1.0 EA ("early adopter") to the verification community. Here's some background on how this happened, why it's important, and how it impacts...
    Posted to Industry Insights (Weblog) by rgoering on Mon, May 17 2010
  • Inside Cadence: Training for EDA360

    Over the past few weeks all of Cadence's Verification and Systems Solutions Applications Engineers (AEs), Services Engineers, and many Customer Support staff, have been brought together for detailed methodology and product training. The objectives of this ambitious undertaking are to bring their...
    Posted to Functional Verification (Weblog) by jvh3 on Thu, May 6 2010
  • Informative Tweets on WHEN Inheritance

    Earlier today a lively and very instructive thread on the relative virtues of WHEN Inheritance developed on Twitter between @pmarriott (a D&V consultant in Montreal, Canada) , @yaron_think_ver (a verification consultant based in Israel) , and @teamspecman. Because this exchange was very technical...
    Posted to Functional Verification (Weblog) by teamspecman on Tue, May 4 2010
  • What Does EDA360 Mean for Verification Engineers?

    I trust that most of you have seen the recent flurry of blog posts and articles about the new Cadence " EDA360 " vision. I was working on a blog entry on how this links to my world of verification when I saw my colleague Jack Erikson post " What Does EDA360 Mean for Logic Designers? "...
    Posted to Functional Verification (Weblog) by tomacadence on Mon, May 3 2010
  • 2010 CDNLive Munich Guide for Specmaniacs

    Good news for Specmaniacs based in the EU: next week from May 4-6 is the annual CDNLive! event in Munich. An overview of the conference with info on how to register is here: http://www.cadence.com/cdnlive/eu/2010/pages/agenda.aspx Even better (from a Specmaniac perspective), none other than e /Specman...
    Posted to Functional Verification (Weblog) by teamspecman on Fri, Apr 30 2010
Page 7 of 19 (184 items) « First ... < Previous 5 6 7 8 9 Next > ... Last »