Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> OVM/Functional Verification/IES-XL/OVM e
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Silicon Signoff and Verification
All Blog Categories
Popular Tags
Allegro
Analog
ARM
Cadence
DAC
digital implementation
e
EDA360
Encounter
ESL
Functional Verification
Incisive
industry insights
low power
Mixed-Signal
OVM
PCB
PCB Design
specman
System Design and verification
SystemC
TLM
UVM
verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
OVM,Functional Verification,IES-XL,OVM e
AMIQ
Amitroaie
AOP
API
Aspect Oriented Programming
C
Cadence VIP portfolio
CDV
CFS Vision
ClubT
coverage driven verification (CDV)
CtoSilocon
DVcon
DVT
e
ecosystem
Enterprise Manager
eRM
ESL
events
FOSS
HW/SW
IDE
IEEE 1647
IES
IEV
IFV
Incisive
Incisive Enterprise Simulator (IES)
IntelliGen
ISX (Incisive Software Extensions)
Low Power
Matlab
MDV
methodology
metric driven verification (MDV)
Mike Stellfox
Mixed Signal Verification
Multi-domain verification: HW/SW co-verification
multi-language
Object Oriented Programming
OOP
Open Verification Methodology
OVM Advisory Group
OVM ML
OVM SV
OVM-e
OVMWorld
Palladium XP
performance
sequences
Specman
specman elite
SystemC
SystemVerilog
team specman
tech tips
temporal expressions
TLM
Trailblazer
tweeting
Twitter
uvm
VIP
when inheritance
when sub-typing
Video: Update on AMIQ’s DVT IDE and UVM 1.0 at DVCon 2011
The UVM 1.0 release was the big story of DVCon 2011, as it's the first verification methodology officially supported by all three of the "Big 3" simulation vendors. However, the very nature of the standard -- an open source library governed by a community similar in character to Linux itself...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Wed, Apr 6 2011
Inside Cadence: Training for EDA360
Over the past few weeks all of Cadence's Verification and Systems Solutions Applications Engineers (AEs), Services Engineers, and many Customer Support staff, have been brought together for detailed methodology and product training. The objectives of this ambitious undertaking are to bring their...
Posted to
Functional Verification
(Weblog)
by
jvh3
on Thu, May 6 2010
Informative Tweets on WHEN Inheritance
Earlier today a lively and very instructive thread on the relative virtues of WHEN Inheritance developed on Twitter between @pmarriott (a D&V consultant in Montreal, Canada) , @yaron_think_ver (a verification consultant based in Israel) , and @teamspecman. Because this exchange was very technical...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, May 4 2010
When Less Is More, Part 2: Is e Code Really Up to 3x More Compact Than SystemVerilog?
In my last post I wrote some packet generation code to validate the claim that e code can be up to 3 times more compact vs. the equivalent functionality in SystemVerilog. The result was actually an e description that was more than 3x less than the SystemVerilog equivalent. In this post, let’s see...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Apr 6 2010
When Less Is More, Part 1: Is e Really Up to 3x More Compact Than SystemVerilog?
A famous expression in the software world is that “you can only expect 10 good lines of production code per day”. Web search for this phrase and you will see there is ongoing debate whether this figure is still only 10 lines, or it’s improved to 20, or 100, or more. One thing that’s...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Mar 30 2010
Cadence Exec: Why Cadence is Comitted to e/Specman
In case you or your management are wondering about Cadence's commitment to supporting the e language and/or Specman technology, allow us to direct your attention to this interview of Cadence Verification VP Mitch Weaver (who never worked for Verisity, BTW) by industry analyst Richard Goering. As...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Tue, Feb 16 2010
DVCon 2010 For The Specmaniac
At next week's DVCon in San Jose, CA, Cadence will cover all aspects of our verification technologies and methodologies ( full list of Cadence-sponsored activities is posted here ). Of course, Team Specman is here help Specmaniacs discover the many activities that will feature Specman and e language...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Mon, Feb 15 2010
Formalizing Multilanguage Mixology For e Users
Historically it’s been very common for e users to have to mix other programming languages with their e verification environment. Some examples include adding C or C++ reference models, contributing e Universal Verification Components (UVCs) to non- e testbenches, or even interfacing to Matlab models...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, Dec 24 2009
1st Anniversary Of The Team Specman Blog!
Specmaniacs rejoice: today is the 1st anniversary of the launch of this blog!!! To commemorate the occasion, allow us to highlight the top 5 posts (out of 72 total!) from the past year, AND give a shout out to the Specmaniac websphere with a roll-up of Specman and e language oriented online resources...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Thu, Dec 10 2009
OVM e Scoreboard Posted on OVMWorld.org
Specmaniacs rejoice: Cadence has uploaded the OVM e Scoreboard Infrastructure Package to OVM World . Here are the highlights from star guest blogger Efrat Shneydor of Methodology R&D: The OVM Scoreboard provides a substantial scoreboard framework, applicable to many kinds of systems and checking...
Posted to
Functional Verification
(Weblog)
by
teamspecman
on Wed, Dec 2 2009
Page 1 of 2 (16 items) 1
2
Next >