Home > Community > Tags > OVM e
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

OVM e

  • When Less Is More, Part 2: Is e Code Really Up to 3x More Compact Than SystemVerilog?

    In my last post I wrote some packet generation code to validate the claim that e code can be up to 3 times more compact vs. the equivalent functionality in SystemVerilog. The result was actually an e description that was more than 3x less than the SystemVerilog equivalent. In this post, let’s see...
    Posted to Functional Verification (Weblog) by teamspecman on Tue, Apr 6 2010
  • When Less Is More, Part 1: Is e Really Up to 3x More Compact Than SystemVerilog?

    A famous expression in the software world is that “you can only expect 10 good lines of production code per day”. Web search for this phrase and you will see there is ongoing debate whether this figure is still only 10 lines, or it’s improved to 20, or 100, or more. One thing that’s...
    Posted to Functional Verification (Weblog) by teamspecman on Tue, Mar 30 2010
  • Free eVC Generator From CFS Vision Update

    In an earlier post Team Specman had the pleasure of introducing the free, open source software (FOSS) "CFS Vision" project. The CFS Vision team has now posted this brief introductory video on the Java-based e VC Generator utility described in our interview with their leader, Cristian Slav:...
    Posted to Functional Verification (Weblog) by teamspecman on Wed, Mar 24 2010
  • DVCon 2010 - Day 3

    Click here or on the image below to go to the annotated photo blog of DVCon 2010 Day 3. The images and notes include highlights from: A paper on "Where OOP Falls Short of Verification Needs" (And there is also a video interview of Matan elaborating on the paper The paper "Tweak Free Reuse...
    Posted to Functional Verification (Weblog) by jvh3 on Tue, Mar 2 2010
  • DVCon 2010 - Day 2

    Click here or on the image below to go to the annotated photo blog of DVCon Day 2. Photos & notes include highlights from: Brett Lammers' paper on "Apples to Apples HVL Comparison Finally Arrives" Lunch panel on "OVM found the bugs, now how do we debug them faster" Cadence...
    Posted to Functional Verification (Weblog) by jvh3 on Fri, Feb 26 2010
  • DVCon 2010 - Day 1

    Click here or on the image below to go to the photo blog of DVCon Day 1. While I've added descriptive captions to the images, allow me to address the FAQ: "How was the traffic on show floor?". My unscientific observation was that the floor was a little lighter than last year, but this was...
    Posted to Functional Verification (Weblog) by jvh3 on Wed, Feb 24 2010
  • Rev 2 of OVM e Scoreboard on OVMWorld.org Now

    Just in time for DVCon 2010 , I'm happy to inform you that revision 2 of the OVM e Scoreboard was just uploaded to OVMWorld: http://www.ovmworld.org The main changes from rev1: A proper User Guide containing detailed descriptions and code examples for several popular use models Performance improvements...
    Posted to Functional Verification (Weblog) by teamspecman on Thu, Feb 18 2010
  • Cadence Exec: Why Cadence is Comitted to e/Specman

    In case you or your management are wondering about Cadence's commitment to supporting the e language and/or Specman technology, allow us to direct your attention to this interview of Cadence Verification VP Mitch Weaver (who never worked for Verisity, BTW) by industry analyst Richard Goering. As...
    Posted to Functional Verification (Weblog) by teamspecman on Tue, Feb 16 2010
  • DVCon 2010 For The Specmaniac

    At next week's DVCon in San Jose, CA, Cadence will cover all aspects of our verification technologies and methodologies ( full list of Cadence-sponsored activities is posted here ). Of course, Team Specman is here help Specmaniacs discover the many activities that will feature Specman and e language...
    Posted to Functional Verification (Weblog) by teamspecman on Mon, Feb 15 2010
  • Adam’s Verification Top 10 In '10

    I love top 10 lists. Not so much for the drama of the count-down, but for arguments that inevitably fall out of any prioritization. So here is my verification top 10 in '10, let the rants begin! 10. VHDL 1076-2009 Support . Huh? How did this get here? Given the breadth of IES (Incisive Enterprise...
    Posted to Functional Verification (Weblog) by Adam Sherilog on Tue, Dec 29 2009
Page 2 of 6 (57 items) < Previous 1 2 3 4 5 Next > ... Last »