will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > NCSim/irun
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *


  • Internal error during elabration phase

    Hi, I am facing the below error when i tried to simulate a simple verilog environment,is this the tool setup issue w.r.t my source file or something other,please help me out. Writing initial simulation snapshot: worklib.tb_counter:v ncsim: *F,INTERR: INTERNAL ERROR Observed simulation time : 0 FS + 0...
    Posted to Functional Verification (Forum) by mdkaleem on Tue, Sep 4 2012
  • Testbench with non-unique module names in sub-blocks

    I have a testbench where I am trying to simulate two separate designs that share some module names within their designs. For example, one is a bus controller and the other is bus master and each has a module named InterfaceIo. When I try to simulate there is a conflict of multiple modules with the same...
    Posted to Functional Verification (Forum) by mattyc on Wed, Apr 14 2010
Page 1 of 1 (2 items)