Home > Community > Tags > Mixed language/Elaborate
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Mixed language,Elaborate

Sorry, but there are no more tags available to filter with.
  • Elaborate Verilog and VHDL mixed language design

    I have VHDL design files and my top module is in Verilog. i am using this command to compile and elaborate the design ncvhdl -work work -messages gate_10.vhd ncvhdl -work work -messages dff.vhd ncvlog -work work -messages lfsr_gate_mixed1.v ncvlog -work work -messages lfsr_tb1.v ncelab -work work -messages...
    Posted to Functional Verification (Forum) by Ruchir on Mon, May 17 2010
Page 1 of 1 (1 items)