will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Tags > MSV/RTL compiler
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

MSV,RTL compiler

  • When Do You Know You've Saved Enough Power?

    This guest post is by David Weir, Lead Design Engineer at Cadence. His paper, "When do you know you've saved enough power?" was voted best-in-track for Logic Design at CDNLive! 2008 Silicon Valley. In this paper we set out to show how designers can measure and explore the impact of implementing...
    Posted to Logic Design (Weblog) by Team FED on Thu, Apr 2 2009
  • Expect the Unexpected - Using MSV Beyond MSV

    I was just reading Rich Owen's post, "What I am Thankful for - The Geek Version" , and I cannot agree more on the creative and sometimes utterly crazy uses of technology that users find. More often than one would guess we ran into users who are trying some truly unexpected uses of technology...
    Posted to Logic Design (Weblog) by grasshopper on Mon, Dec 1 2008
Page 1 of 1 (2 items)