Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions:
Design IP
Mixed-Signal
Low-Power
Advanced Node
3D-IC
Enterprise Verification
Hosted Design
System Development Suite
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
Sigrity Technologies
Design IP
Verification IP
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology Services
Design Services
DFM Services
Educational Services
Programs
SOI Design Hub
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Options
Training Course Catalogs
Support & Training Home
Programs and Initiatives
System Realization Alliance
Foundry Program
ChipEstimate.com - Chip Planning Portal
Connections Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Quicklinks
All Blogs
All Forums
Community Search
CDNLive User Conferences
Community Home
EDA Vision
Visit the EDA360 microsite
News and Events:
Newsroom
Events and Webinars
Resources:
Customer Success
Newsletters
Publications
Multimedia Center
Logos
Company Info:
Investor Relations
Executive Team
Careers
Contact Us
About Cadence Home
Home
>
Community
>
Tags
> Low-Power
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.
Register
|
Membership benefits
Get email delivery of the Cadence blog (individual posts).
Industry Insights
Low Power
Mixed-Signal Design
System Design
and Verification
Cadence IP Blog
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
All Blog Categories
Popular Tags
Allegro
Analog
ARM
cadence
DAC
Digital Implementation
e
encounter
ESL
functional verification
Incisive
industry insights
IP
Low power
Mixed-Signal
OVM
PCB
PCB design
Specman
System Design and Verification
SystemC
TLM
UVM
Verification
Virtuoso
Browse All Tags
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Low-Power
20nm
28nm
8.1
adaptive
advanced verification
AMS
ARM
ASIC
assertions
AVS
body bias
Broadcom
BWRC
Cadence
CDNLive
CDNLive!
Common Power Format
Conformal Low Power
CPF
CPF 2.0
DAC
Design Automation Conference
Digital Implementation
digital Implementationg
digitally assisted analog
DPA
DVCon
DVFS
Dynamic power
EDA360 Tech on Tour
Encounter
encounter 8.1
Encounter Digital Implementation
Encounter Digital Implementation System 8.1
energy harvesting
ESL
freescale
frequency
Functional Verification
green
Hardee
Hathaway
IEEE 1801
IEEE 1801-2009
IES
Incisive
Incisive Enterprise Simulator
Industry Insights
IP
IR drop
Jan Rabaey
LDO
Liberty
library
Logic Design
low power
low power coalition
low-power design
LPC
Luke Lang
MDV
mixed signal
mixed-signal
MSV
MVt
OpenLPM
OVM
Palladium
power
power analysis
power gating
power shutoff
power shut-off
power-aware
Power-Efficient Design
PSO
PVT
Qi Wang
Qualcomm
reliability
RNM
RTL Compiler
scaling
shutoff
Si2
Silicon Integration Initiative
Silicon Realization
simulation
Simulation acceleration
Sorin Dobre
system power
SystemVerilog
tapeout
thermal
UPF
uvm
verification
voltage
webinar
wreal
ARM Keynote: Some Inconvenient Truths About Low-Power Design
While there have been many advances in low-power IC design, it still involves tough choices and poses difficult questions, according to Rob Aitken, R&D fellow at ARM. Aitken talked about the myths and realities of low-power design in a keynote speech at the recent IEEE Electronic Design Processes...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Sun, Apr 17 2011
Report from Japan – Quake Brings New Perspective on “Power”
Back in December, I wrote a blog entry entitled " Perspective on Power - 300 Designers and 20,000 Miles Later... ". After the latest leg of my travels last week, taking our EDA360 Tech on Tour Low Power Symposium on the road to Taiwan and Japan, I intended to write an update to that blog article...
Posted to
Low Power
(Weblog)
by
Pete Hardee
on Tue, Mar 15 2011
A Look Behind the Si2 CPF 2.0 Release
The long awaited new version of the Common Power Format, CPF 2.0, was released by the Silicon Integration Initiative ( Si2 ), an industry standards organization, today. Here are several interesting observations from this latest release . First of all, this new release is a big step forward for interoperability...
Posted to
Low Power
(Weblog)
by
Pete Hardee
on Tue, Feb 15 2011
Power Modeling Standards Effort Aims to Ease IP Integration
A new standards effort that could ease low-power silicon IP integration is quietly underway at the Silicon Integration Initiative (Si2) Low Power Coalition ( LPC ). Although the LPC is probably best known as the home of the Common Power Format (CPF) originated by Cadence, it actually has a much broader...
Posted to
Industry Insights
(Weblog)
by
rgoering
on Wed, Jan 26 2011
System Industry Trends - 2010 Highlights and What's Coming Up for 2011 (Part 1)
2010 was a very dynamic year for the electronic systems industry overall, and for Cadence in particular. In the next couple of blogs, I would like to focus on some of the trends that started in 2010 and will continue in 2011. In this blog (part I), I will talk about the key growth markets, key industry...
Posted to
System Design and Verification
(Weblog)
by
Ran Avinun
on Thu, Dec 16 2010
Perspective on Power – 300 Designers and 20,000 Miles Later…
If you're like me, one of the things you appreciate about traveling is the contrasts. It's great to experience the different cultures, geography, architecture and cuisines across the world. It's the differences that make it exciting. It was fun to experience those differences once again as...
Posted to
Low Power
(Weblog)
by
Pete Hardee
on Fri, Dec 10 2010
Cadence Low-power Verification: Tear Down These Walls
You've been building chips for years and the growing complexity means you just can't tolerate simple tool-to-tool flows and group-to-group barriers any more. SystemC and RTL in the same low-power simulation? Got it. Mixed-signal? Yep. Every team with fingers in the power intent? For sure. Siicon...
Posted to
Low Power
(Weblog)
by
Adam Sherilog
on Tue, Nov 2 2010
How Much Power is My Chip Really Using?
Today I'd like to dive into one of the topics I mentioned in my blog in August -- measuring chip power. This seems to be one of the questions I get from many people. How can a design team effectively measure power all throughout the design flow, with the key phrase being "throughout the entire...
Posted to
Low Power
(Weblog)
by
Design4Life
on Wed, Oct 20 2010
Digital Centric Mixed-Signal Dynamic Power Verification – Bringing It All Together
This is the final posting in a series of blogs on dynamic power management in digital-centric mixed-signal verification environments. In this post, I will talk about concepts behind digital-centric mixed-signal verification (DMSV). My previous blogs covered some of the following topics: 1. Basics of...
Posted to
Low Power
(Weblog)
by
Neyaz
on Tue, Oct 19 2010
Analog Coverage Metrics in Mixed-Signal Simulations
This posting is part of a series of blogs on dynamic power management in digital-centric mixed-signal verification environments. In this post, I will cover metrics collection from analog circuits during mixed-signal simulation. My previous blogs covered some of the following topics: 1. Basics of dynamic...
Posted to
Low Power
(Weblog)
by
Neyaz
on Tue, Oct 5 2010
Page 4 of 6 (60 items)
« First
...
< Previous
2
3
4
5
6
Next >