Home > Community > Tags > Low power /logic desgin
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Low power ,logic desgin

  • Wrapping Up 2009 With Some Reflections

    As many of my customers mentioned and no surprise, 2009 was a tough year. Regardless though, designs continued to get pumped out the door by aggressive design teams, putting products in eager customer hands. I constantly get mesmerized by the number of people who are buying iPhones, including co-workers...
    Posted to Logic Design (Weblog) by Kenneth Chang on Wed, Dec 23 2009
  • DesignWare and AmbitWare Demystified - Why and When to Avoid?

    By Diego Hammerschlag Sr. Technical Leader Team FED Most, if not all, synthesis tools today support the use of Synopsys DesignWare or a vendor specific brand of <vendor>Ware such as Ambit's AmbitWare, Cadence's ChipWare and others. I have been frequently asked on the purpose of <vendor>Ware...
    Posted to Logic Design (Weblog) by Team FED on Fri, Jul 24 2009
  • Don't Let Power Kill Your Project - What % LVT Should I Use?

    By Diego Hammerschlag Sr. Technical Leader Team FED A common question or requirement that designers have is the percentage of low voltage threshold (LVT) cells that should be allowed in a design. For those not familiar with LVT cells, they are special cells that have a lower voltage threshold and can...
    Posted to Logic Design (Weblog) by Team FED on Wed, May 13 2009
  • Interview With Nimish Modi on Cadence's Focus

    Our original Front-End Design (FED) R&D leader was Nimish Modi. He has now expanded his role here at Cadence to include systems-level and verification, in addition to FED. If you don't know him, he's a very insightful guy. I would encourage you to check out the interview he recently gave...
    Posted to Logic Design (Weblog) by Team FED on Thu, Apr 30 2009
  • Friday Fun: Power Becomes a Big Problem for the TNG Team

    Here are the latest two episodes of "The Next Generation". In episode 7, the team is starting to discover some real power problems. Multi-vt is no longer enough at 65nm, and pushing things off to the back-end is also no longer an option. Jay, the physical designer, proposes multi-supply multi...
    Posted to Logic Design (Weblog) by Jack Erickson on Fri, Apr 3 2009
  • Accurately Measuring Power

    I was browsing low power news the other day, and came across an interesting announcement from AMD regarding some new processors being released. http://news.cnet.com/8301-1001_3-10149696-92.html. These are follow up processors to their Shanghai core series. AMD has released both an energy efficient HE...
    Posted to Logic Design (Weblog) by Rich Owen on Mon, Feb 9 2009
Page 1 of 1 (6 items)