Home > Community > Tags > Low Power/power design/power estimation
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Low Power blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Low Power,power design,power estimation

  • Power Management for Test: A Means of Addressing False Failures

    Engineering teams are tracing test failures back to IR/voltage drop during test mode. These false failures are impacting yield, profitability. We consider this to be a power management issue for test mode and should be approached as early as front-end design and carried through ATPG and pattern/vector...
    Posted to Logic Design (Weblog) by Ed JM on Thu, Oct 23 2008
  • Coarse PSO and the new Apple MacBook

    After a long day, I like to browse around the web, looking for interesting stories. Ok, yes, I’m a geek (as my daughter continues to remind me, accompanied by a roll of her eyes). But I found this story about the new MacBook too interesting to pass up. I agree with Seth that the most interesting...
    Posted to Logic Design (Weblog) by Rich Owen on Thu, Oct 16 2008
Page 1 of 1 (2 items)