Home > Community > Tags > Low Power/Silicon Integration Initiative
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Low Power blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Low Power,Silicon Integration Initiative

  • Si2 Talk: Why System-Level Low Power is Challenging

    There's a lot of interest in "system level" low power design -- but what does it really mean? "There a lot of confusion," said Pete Hardee, director of solutions marketing at Cadence, in a presentation at the recent Silicon Integration Initiative ( Si2 ) Conference. "What's...
    Posted to Industry Insights (Weblog) by rgoering on Mon, Oct 15 2012
  • Renamed Si2 Conference Updates EDA Standards

    The Silicon Integration Initiative ( Si2 ) standards organization has held 15 previous OpenAccess Conferences. This year Si2 is calling their annual event, scheduled for Thursday, Oct. 20, the "Si2 Conference." In addition to OpenAccess, the one-day event will provide updates on emerging standards...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Oct 13 2011
  • An Expert’s View on Power Formats and Methodology

    In the last five years since the introduction of power formats, using a side file to describe power intent such as power domains, power modes and associated interface logic has become the mainstream low power design methodology. This marks great progress toward automating complex low power design techniques...
    Posted to Low Power (Weblog) by Pete Hardee on Wed, Aug 24 2011
  • Low Power Design -- Alive and Well at DAC

    Low power design was undoubtedly one of the themes of DAC this year -- especially at the Cadence booth. We drew lively interest on the DAC floor with our low power demo station, which was continuously busy especially on the free Monday. We were showing a new demo explaining how advanced low power techniques...
    Posted to Low Power (Weblog) by Pete Hardee on Tue, Jun 14 2011
  • New Proof Points for CPF-enabled Cadence Low Power Solution

    As the clock for the 48 th Design Automation Conference (DAC) ticks away, we at Cadence are scrambling to put the final touch-up on all our DAC activities. Even though my time is limited, I still would like to highlight the significance of two recent and seemingly unrelated events. First is a post at...
    Posted to Low Power (Weblog) by QiWang on Fri, Jun 3 2011
  • A Look Behind the Si2 CPF 2.0 Release

    The long awaited new version of the Common Power Format, CPF 2.0, was released by the Silicon Integration Initiative ( Si2 ), an industry standards organization, today. Here are several interesting observations from this latest release . First of all, this new release is a big step forward for interoperability...
    Posted to Low Power (Weblog) by Pete Hardee on Tue, Feb 15 2011
  • EDA Standards Review and Forecast, Part 2 – OSCI and Si2

    My last blog post provided a 2010 review and 2011 forecast for Accellera and IEEE EDA-related standards. This post looks at activity from the Open SystemC Initiative (OSCI) and Silicon Integration Initiative (Si2). Perhaps the most "newsworthy" item on this list is the 2010 emergence of the...
    Posted to Industry Insights (Weblog) by rgoering on Tue, Dec 21 2010
  • Si2 Speakers: EDA Standards Must Address Systems, Software

    Who says standards are dull? The 15 th Silicon Integration Initiative (Si2) OpenAccess Conference opened Oct. 20 with a rousing call to action by two speakers - a call to think beyond the traditional boundaries of EDA, and to include systems and software when it comes to standards. At the same time,...
    Posted to Industry Insights (Weblog) by rgoering on Thu, Oct 21 2010
Page 1 of 1 (8 items)