Home > Community > Tags > Logic Design/ple physical global/rtl compiler 8.1
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design,ple physical global,rtl compiler 8.1

  • Where Oh Where is "number_of_routing_layers"?
    OK, I'll just do " set_attribute number_of_routing_layers 6 "... Error : The attribute is read-only. [TUI-26] [set_attribute] : attribute: 'number_of_routing_layers', object type: 'root' : Cannot set or reset read-only attributes. Hey, wait a minute! If you are faced with...
    Posted to Logic Design (Weblog) by mrardon on Wed, Mar 18 2009

  • Changes to Cadence RTL Compiler PLE Mode with 8.1 release
    RC-Physical has two major components to it: PLE (Physical Layout Estimate) which is a model to better represent physical capacitance during optimization; and Synth -to_placed which runs a full placement, trial route and optimization. This change affects PLE ONLY, there is no change to Synth -to_placed...
    Posted to Logic Design (Weblog) by Jason Ware on Fri, Sep 26 2008
Page 1 of 1 (2 items)