Home > Community > Tags > Logic Design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design

  • Enable Remote Timing Analysis Without Revealing Your RTL

    By Jack Marshall Sr. Technical Leader Customer Solutions Team FED How would you like to send more than just a timing report to your favorite Cadence AE but you’ve got a proprietary design that can’t leave your company? What if there was a way to remotely enable more critical path analyses...
    Posted to Logic Design (Weblog) by Team FED on Tue, Mar 3 2009
  • Design Metrics - ARM is Onto Something

    We here at the Logic Design blog seem fascinated with improving design metrics . Why is that? Perhaps we've seen too many designs go through "long loop" iterations later in the cycle because improper metrics were used to determine the design's "goodness" early in the cycle...
    Posted to Logic Design (Weblog) by Jack Erickson on Mon, Feb 23 2009
  • Chi-Ping Hsu Guest Blog at EDA Graffiti

    Our very own Chi-Ping Hsu has an interesting guest blog on innovation in EDA, over at EDA Graffiti. I'd highly recommend checking it out: http://www.edn.com/blog/920000692/post/250039825.html I'd have to say that innovation is more dependent on the right group dynamics, versus the size of the...
    Posted to Logic Design (Weblog) by Jack Erickson on Thu, Jan 29 2009
  • Freescale Power Management Chip Tapeout

    Another newsworthy item has hit the wires, of course this one is from Cadence. Now I know you're thinking to yourself, "what's the big deal, another press release from Cadence touting its products". http://www.cadence.com/cadence/newsroom/press_releases/Pages/pr.aspx?xml=012009_freescale...
    Posted to Logic Design (Weblog) by Jack Erickson on Tue, Jan 20 2009
  • The Register's Desktop Integrated Graphics Shootout

    The Register recently did a pretty exhaustive test of the latest generation of graphics chips, working with different processors. The results were pretty interesting, but a couple things jumped out at me. First, I realize that for these chips it's all about performance, but they range from 50-100W...
    Posted to Logic Design (Weblog) by Jack Erickson on Tue, Jan 20 2009
  • Flash: Qi Wang - Cadence Low Power Architect Presenting @ VLSI Conference in India

    Just a short note for those who will be attending the exciting 22nd International conference on VLSI design in India . Don't miss Dr. Qi Wang of Cadence, Senior Architect, who co-authored a paper and is co-presenting at this event @ 9am ! Location: New Delhi, India Date: January 8, 2009 Session:...
    Posted to Logic Design (Weblog) by Kenneth Chang on Tue, Jan 6 2009
  • Looking Ahead, A Ground-Level View

    This was supposed to be a post either reviewing 2008 or looking ahead to 2009. Well, 2008 was quite an eventful year. Yes, I have a keen sense for the obvious. I'd rather not rehash the headlines on the economy, the stock market, or even Cadence itself. Even looking ahead to 2009, things look challenging...
    Posted to Logic Design (Weblog) by Jack Erickson on Tue, Dec 30 2008
  • Frontend Design and Verification Trends for 2008 - A Personal AE Perspective

    Each year, before I head off into vacation mode at the end of the year, I like to think back to what I learned through trends, to drive my 2009 personal goals and expectations. In a nutshell, here's my view from visiting a large number of customers in North America, mostly in the San Jose area: Chip...
    Posted to Logic Design (Weblog) by Kenneth Chang on Fri, Dec 26 2008
  • New Functionality for Low Power Simulation

    The IUS82 release has added in some great new functionality for low power simulation. One of these updates is that beginning with IUS82 simulation now supports a -no_condition argument for create_isolation_rule. In previous versions there was no way to force the simulator to isolate a domain and also...
    Posted to Logic Design (Weblog) by Mickey on Tue, Dec 16 2008
  • It’s The Most Wonderful Time Of The Year

    Most people I know (including myself) typically only refer to this season as “The Most Wonderful Time of the Year” in a sarcastic manner. At work you’re trying to close out one year and plan for the next; at home you have all the holiday season gatherings and shopping; my mailboxes...
    Posted to Logic Design (Weblog) by Jack Erickson on Thu, Dec 11 2008
Page 10 of 14 (138 items) « First ... < Previous 8 9 10 11 12 Next > ... Last »