Home > Community > Tags > Logic Design/PLE/RTL Compiler 9.1
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design,PLE,RTL Compiler 9.1

  • RTL Compiler's New "Spatial Technology"

    By Jeff Flieder Sr. Solutions Manager Over the last few years, RTL Compiler has added a significant number of features targeted toward users that require more physical awareness in their synthesis flow. We first introduced the PLE (Physical Layout Estimation) flow that allows a very low impact way to...
    Posted to Logic Design (Weblog) by Team FED on Tue, Jul 28 2009
  • Now Available: RTL Compiler 9.1.100

    I'm pleased to announce that our latest version of RTL Compiler - version 9.1.100 - is now available. This release is a significant upgrade for RC users, I would encourage all our customers to check it out as soon as you can. Some of the highlights include: Quality of Silicon improvements. For timing...
    Posted to Logic Design (Weblog) by Jack Erickson on Tue, Jun 30 2009
Page 1 of 1 (2 items)