Home > Community > Tags > Logic Design/PLE/Jeff Flieder
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design,PLE,Jeff Flieder

  • RTL Compiler's New "Spatial Technology"

    By Jeff Flieder Sr. Solutions Manager Over the last few years, RTL Compiler has added a significant number of features targeted toward users that require more physical awareness in their synthesis flow. We first introduced the PLE (Physical Layout Estimation) flow that allows a very low impact way to...
    Posted to Logic Design (Weblog) by Team FED on Tue, Jul 28 2009
Page 1 of 1 (1 items)