Home > Community > Tags > Logic Design. Power Shut-Off
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design. Power Shut-Off

  • Now Available: Encounter RTL Compiler 10.1

    The latest major release of Encounter ® RTL Compiler is available for download (look for "RC101"). Some of the highlights include: Quality of Silicon improvements. A lot of work continues to go into improving results, especially physical results. We have seen some early-adopter partners...
    Posted to Logic Design (Weblog) by Jack Erickson on Mon, Jun 28 2010
  • Friday Fun: InCyte Chip Estimator infomercial

    This is our second (and last, for now) foray into the genre of cheesy American commercial advertisement. Here was our first attempt . I've been fascinated with the infomercial approach ever since I received "The ShamWow" for Father's Day from my proud son, who then asked for some red...
    Posted to Logic Design (Weblog) by Jack Erickson on Fri, May 14 2010
  • What Was Cool at CES?

    First off, let me wish you all a very Happy New Year. I hope 2009 brings fun and success to everyone. Second, I’d like to apologize for the lag in my posts. My loyal readers (thanks Mom!) have been wondering why I went quiet. Nothing dire; it just snowed. You see, I live in Seattle, and even though...
    Posted to Logic Design (Weblog) by Rich Owen on Mon, Jan 12 2009
  • Demo: Power Shut-Off (PSO) Verification in Incisive

    With more and more designs employing low power design techniques, the need to accurately verify these low power structures is critical. Unfortunately, the complexity associated with low power design often increases the complexity of low power verification. The good news is that the Incisive Unified Simulator...
    Posted to Logic Design (Weblog) by Mickey on Wed, Oct 29 2008
Page 1 of 1 (4 items)