Home > Community > Tags > Library and design data management
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Library and design data management

  • Allegro 15.2 - Importing Logic - 'name too long' error

    Have taken on a job from a new customer who passed on all design files including ConceptHDL schematic including lib archive etc. and Allegro PCB file. I can open, view and edit the schematic with no problems - all symbols present. I can package the design (Export physical). The problems arise when I...
    Posted to PCB Design (Forum) by Rob Gee on Mon, Feb 23 2009
  • Focus Area: EDA Librarians - Manual Versus Automatic

    Nope - I'm not talking about automobile transmissions ... I'll continue my series on the SPB16.2 new product features in the coming weeks. I wanted to take a brief break and talk about, or more importantly learn from you, some of the basic techniques you use in constructing PCB library components...
    Posted to PCB Design (Weblog) by Jerry GenPart on Wed, Feb 11 2009
  • Cadence SBP 16.2 Part Developer Questions

    Hello, I have a few questions I cannot find an answer to, and maybe somebody out there can help. 1. In part developer, on a symbol, there is the symbol outline. When you select a part of the outline, then drag a vertex of the line to a different place, there is a dashed (out)line underneath. Some symbols...
    Posted to PCB Design (Forum) by BrianGK on Thu, Jan 29 2009
  • Is there a way to check for unplaced schematic symbol versions?

    We have many split parts in our library where one symbol version might be power/gnd and another might have the logic pins, for example. I would like an automatic check that would produce warnings for symbols that do not have all of their versions placed somewhere in the schematic. We've gotten by...
    Posted to PCB Design (Forum) by dollarLoc on Mon, Dec 15 2008
  • Re: Part Developer Symbol Editor will not display grid.

    Okay, I "think" I've figured out some of these things. My environment variables were set correctly, but the program still would "see" the footprint. I had to type in the footprint within parenthesis in the "Alt Footprint" box to get my footprint into the Part Developer...
    Posted to PCB Design (Forum) by admin on Fri, Oct 24 2008
  • Part Developer Symbol Editor will not display grid.

    Two main questions in this post: How do I get the symbol grid to display in Part Developer? How do I attach my own custom PCB footprint to schematic symbol? I'm using Cadence 15.2 and I am in the Allegro PCB Design HDL 220 : Part Developer. All the tutorials and PDF's I've been reading show...
    Posted to PCB Design (Forum) by admin on Fri, Oct 24 2008
  • Re: Library managment question.

    I don't know if this solves your problem. But we haver used it on some of our connectors in our library. The way we solved it on, where to use sizable pin instead of static pins and different pack types. You will get an error, as I remember, but it worked then. In your case, instead of D1 and D2...
    Posted to PCB Design (Forum) by Javinder on Fri, Oct 3 2008
  • Library managment question.

    Hey all, my librarian and I are trying to come up with an elegant solution to some library managment issues. In our company, we have corporate part libraries that are grouped by what I will call component type. For example, all of the resistors live in a library called RE, all of the caps live in a library...
    Posted to PCB Design (Forum) by QSCMatt on Fri, Oct 3 2008
  • What's Good About Differential Pair Support in PCB Librarian?

    You may recall a post I made a couple months ago about What's Good About Differential Pair Support in ASA? In order to establish Differential Pair support for Design Entry HDL (DEHDL), the SPB16.01 release included enhancements to PCB Librarian which allow designers to define diff pair pins. With...
    Posted to PCB Design (Weblog) by Jerry GenPart on Thu, Oct 2 2008
  • Re: Getting a static shape in part symbol to connect to a net

    I am assuming that the static shapes have been defined inside of the RF connector symbol. If this is the case then the only time that these static shapes will assume the net name of the pins that are connected to (flooded on top) is when they are placed in the design. If you copy the RF connector symbol...
    Posted to PCB Design (Forum) by mcatramb91 on Sat, Aug 23 2008
Page 4 of 5 (43 items) < Previous 1 2 3 4 5 Next >