Home > Community > Tags > Layout/netlist
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Layout,netlist

  • X over pad in PCB editor

    Hi Guys, I've only been using ORCAD for about 2 months now, so I'm sure this is a silly problem. I seem to have an issue with one of my nets - I am getting an "x" over all of the pads in the net and not a single component appears to get associate with that net. I have attached a screenshot...
    Posted to PCB Design (Forum) by zquinn3 on Tue, Jul 29 2014
  • About Schematic and layout...

    Thank you for quick reply, but since i am new to orcad I had put the wrong question. So once again I have put the question with the correction, Please reply.... I am designing a PCB using orcad. I put all the components in the schematic and make the connections and I create a netlist and hence the layout...
    Posted to PCB Design (Forum) by Wonderman on Mon, Nov 19 2012
  • Re: About Schematic and footprints in orcad..

    Thank you for quick reply, but since i am new to orcad I had put the wrong question. So once again I have put the question with the correction, Please reply.... I am designing a PCB using orcad. I put all the components in the schematic and make the connections and I create a netlist and hence the layout...
    Posted to PCB Design (Forum) by Wonderman on Mon, Nov 19 2012
  • Reverse Netlist creation question

    So I am attempting to do something here that I have never done in Cadence. I have tried various approaches throughout the day and have gotten no where. Env: cadence IC514 (not my choice), using PVS DRC/LVS Objective: I was asked to resurrect an old design and import it into a new project env. The design...
    Posted to Custom IC Design (Forum) by srftech on Wed, Sep 5 2012
  • LVS Problem with Artist Flat Netlisting

    Hello, I encountered a LVS problem a week ago. I searched this forum before I post but I think my LVS problem is unique. Here is a section of the error log Begin netlist: Mar 27 11:49:11 2009 view name list = ("auLvs" "extracted" "schematic") stop name list = ("auLvs"...
    Posted to Custom IC Design (Forum) by weiz on Mon, Mar 30 2009
Page 1 of 1 (5 items)